
Innovative systems through silicon.



MOTOROLA

M6809PM/AD

# MC6809-MC6809E Microprocessor Programming Manual



## MC6809-MC6809E 8-BIT MICROPROCESSOR PROGRAMMING MANUAL

Original Issue: March 1, 1981 Reprinted: May 1983

•

1.		
è		

#### **TABLE OF CONTENTS**

Paragraph No. Title Page No.

# SECTION 1 GENERAL DESCRIPTION

1.1	Introduction	1-1
1.2	Features	
1.3	Software Features	
1.4	Programming Model	1-3
1.5	Index Registers (X, Y)	1-3
1.6	Stack Pointer Registers (U, S)	
1.7	Program Counter (PC)	
1.8	Accumulator Registers (A, B, D)	
1.9	Direct Page Register (DP)	
1.10	Condition Code Register (CC)	1-4
1.10.1	Condition Code Bits	
1.10.1.1	Half Carry (H), Bit 5	1-5
1.10.1.2	Negative (N), Bit 3	1-5
1.10.1.3	Zero (Z), Bit 2	
1.10.1.4	Overflow (V), Bit 1	1-5
1.10.1.5	Carry (C), Bit 0	
1.10.2	Interrupt Mask Bits and Stacking Indicator	
1.10.2.1	Fast Interrupt Request Mask (F), Bit 6	1-5
1.10.2.2	Interrupt Request Mask (I), Bit 4	
1.10.2.3	Entire Flag (E), Bit 7	1-6
1.11	Pin Assignments and Signal Description	1-6
1.11.1	MC6809 Clocks	1-6
1.11.1.1	Oscillator (EXTAL, XTAL)	1-6
1.11.1.2	Enable (E)	1-7
1.11.1.3	Quadrature (Q)	1-7
1.11.2	MC6809E Clocks (E and Q)	
1.11.3	Three State Control (TSC) (MC6809E)	1-7
1.11.4	Last Instruction Cycle (LIC) (MC6809E)	
1.11.5	Address Bus (A0-A15)	
1.11.6	Data Bus (D0-D7)	
1.11.7	Read/Write (R/W)	
1.11.8	Processor State Indicators (BA, BS)	
1.11.8.1	Normal	1-8
1.11.8.2	Interrupt or Reset Acknowledge	
1.11.8.3	Sync Acknowledge	1-8

Paragraph No.	Title	Page No.
1.11.8.4	Halt/Bus Grant	1-8
1.11.9	Reset (RESET)	
1.11.10	Interrupts	
1.11.10.1	Non-Maskable Interrupt (NMI)	
1.11.10.2	Fast Interrupt Request (FIRQ)	
1.11.10.3	Interrupt Request (IRQ)	1-9
1.11.11	Memory Ready (MRDY) (MC6809)	1-9
1.11.12	Advanced Valid Memory Address (AVMA) (MC6809E)	
1.11.13	Halt (HALT)	1-10
1.11.14	Direct Memory Access/Bus Request (DMA/BREQ) (MC6809)	
1.11.15	Busy (MC6809E)	
1.11.16	Power	1-11
	SECTION 2 ADDRESSING MODES	
	ADDRESSING MODES	
2.1	Introduction	
2.2	Addressing Modes	
2.2.1	Inherent	2-1
2.2.2	Immediate	2-1
2.2.3	Extended	
2.2.4	Direct	
2.2.5	Indexed	
2.2.5.1	Constant Offset from Register	
2.2.5.2 2.2.5.3	Accumulator Offset from Register	2 <del>-</del> 3
2.2.5.4	Indirection	2-4
2.2.5.5	Extended Indirect	2-4
2.2.5.6	Program Counter Relative	
2.2.6	Branch Relative	2-4
	SECTION 3	
	INTERRUPT CAPABILITIES	
		0.4
3.1	Introduction	
3.2	Non-Maskable Interrupt (NMI)	۱-ک
3.3	Fast Maskable Interrupt Request (FIRQ)	2-ک م م
3.4	Normal Maskable Interrupt Request (IRQ)	ے۔۔۔۔۔۔۔۔۔۔۔۔۔۔۔۔۔۔۔۔۔۔۔۔ م
3.5	Software Interrupts (SWI, SWI2, SWI3)	3-2

## TABLE OF CONTENTS (CONCLUDED)

Title

Page No.

Paragraph No.

**SECTION 4 PROGRAMMING** 4.1 Introduction......4-1 4.1.1 Position-Independence......4-1 4.1.2 Modular Programming ......4-1 4.1.2.1 Local Storage ......4-1 4.1.2.2 Global Storage......4-2 4.1.3 Reentrancy/Recursion ......4-2 4.2 M6809 Capabilities ......4-2 4.2.1 Module Construction ......4-2 4.2.1.1 Parameters......4-3 4.2.1.2 Local Storage .......4-3 4.2.1.3 Global Storage......4-3 4.2.2 Position-Independent Code ......4-4 4.2.3 Reentrant Programs ......4-5 4.2.4 Recursive Programs ......4-5 4.2.5 Loops ......4-5 4.2.6 Stack Programming ......4-6 4.2.6.1 M6809 Stacking Operations......4-6 4.2.6.2 Subroutine Linkage ......4-7 4.2.6.3 Software Stacks ......4-8 4.2.7 Real Time Programming ......4-8 4.3 Program Documentation ......4-8 4.4 Instruction Set ......4-9 **APPENDIX A** INSTRUCTION SET DETAILS Introduction ......A-1 **A.1 A.2** Notation ......A-1 APPENDIX B ASSIST09 MONITOR PROGRAM General Description......B-1 **B.1 B.2** Implementation Requirements ......B-1 Interrupt Control ......B-2 **B.3 B.4** Initialization.....B-3

Paragraph I	No.	Title	Page No.
B.5	Input/Output Control	••••••	B-4
B.6			
B.7			
B.8			
<b>5</b> .0			
		•••••	
		•••••	
B.9			
5.0			
B.10	Vector Swap Service		
	· · · · · · · · · · · · · · · · · · ·	,	

Paragraph No.	. Title	Page No.
B.11	.CODTA	B-28 B-29 B-30 B-30 B-31 B-31 B-32 B-32 B-33 B-33 B-34 B-34 B-35 B-35
MA	ACHINE CODE TO INSTRUCTION CROSS REFERENCE	E
C.1	Introduction	
D.1	APPENDIX D PROGRAMMING AID	D-1
	APPENDIX E ASCII CHARACTER SET	
E.1 E.2 E.3 E.4	Introduction	E-1

Paragraph No.	inte	Page No.
	APPENDIX F OPCODE MAP	
F.1 F.2	Introduction Opcode Map	F-1 F-1
	APPENDIX G PIN ASSIGNMENTS	
G.1	Introduction	G-1
	APPENDIX H CONVERSION TABLES	
H.1 H.2 H.3 H.3.1 H.3.2	Introduction	H-1 H-2 H-2
	LIST OF ILLUSTRATIONS	
Figure No.	Title	Page No.
1-1 1-2 1-3	Programming Model Condition Code Register Processor Pin Assignments	1-4
2-1	Postbyte Usage for EXG/TFR, PSH/PUL Instructions	2-2
3-1	Interrupt Processing Flowchart	3-5
4-1	Stacking Order	4-7
B-1	Memory Map	B-2
E-1	ASCII Character Set	E-1
G-1	Pin Assignments	G-1

#### LIST OF TABLES

Table No.	Title	Page No.
1-1	BA/BS Signal Encoding	1-8
2-1	Postbyte Usage for Indexed Addressing Modes	2-3
3-1	Interrupt Vector Locations	3-1
4-1	Instruction Set	4-9
4-2	8-Bit Accumulator and Memory Instructions	
4-3	16-Bit Accumulator and Memory Instructions	
4-4	Index/Stack Pointer Instructions	
4-5	Branch Instructions	4-13
4-6	Miscellaneous Instructions	4-13
A-1	Operation Notation	A-1
A-2	Register Notation	A-2
B-1	Command List	B-5
B-2	Services	B-14
B-3	Vector Table Entries	B-22
C-1	Machine Code to Instruction Cross Reference	C-2
D-1	Programming Aid	D-1
E-1	Control Characters	E-2
E-2	Graphic Characters	E-3
F-1	Opcode Map	F-2
F-2	Indexed Addressing Mode Data	F-3
H-1	Powers of 2; Powers of 16	H-1
H-2	Hexadecimal and Decimal Conversion Chart	

## SECTION 1 GENERAL DESCRIPTION

#### 1.1 INTRODUCTION

This section contains a general description of the Motorola MC6809 and MC6809E Microprocessor Units (MPU). Pin assignments and a brief description of each input/out-put signal are also given. The term MPU, processor, or M6809 will be used throughout this manual to refer to both the MC6809 and MC6809E processors. When a topic relates to only one of the processors, that specific designator (MC6809 or MC6809E) will be used.

#### 1.2 FEATURES

The MC6809 and MC6809E microprocessors are greatly enhanced, upward compatible, computationally faster extensions of the MC6800 microprocessor.

Enhancements such as additional registers (a Y index register, a U stack pointer, and a direct page register) and instructions (such as MUL) simplify software design. Improved addressing modes have also been implemented.

Upward compatibility is guaranteed as MC6800 assembly language programs may be assembled using the Motorola MC6809 Macro Assembler. This code, while not as compact as native M6809 code, is, in most cases, 100% functional.

Both address and data are available from the processor earlier in an instruction cycle than from the MC6800 which simplifies hardware design. Two clock signals, E (the MC6800  $\phi$ 2) and a new quadrature clock Q (which leads E by one-quarter cycle) also simplify hardware design.

A memory ready (MRDY) input is provided on the MC6809 for working with slow memories. This input stretches both the processor internal cycle and direct memory access bus cycle times but allows internal operations to continue at full speed. A direct memory access request (DMA/BREQ) input is provided for immediate memory access or dynamic memory refresh operations; this input halts the internal MC6809 clocks. Because the processor's registers are dynamic, an internal counter periodically recovers the bus from direct memory access operations and performs a true processor refresh cycle to allow unlimited length direct memory access operation. An interrupt acknowledge signal is available to allow development of vectoring by interrupt device hardware or detection of operating system calls.

Three prioritized, vectored, hardware interrupt levels are available: non-maskable, fast, and normal. The highest and lowest priority interrupts, non-maskable and interrupt request respectively, are the normal interrupts used in the M6800 family. A new interrupt on this processor is the fast interrupt request which provides faster service to its interrupt input by only stacking the program counter and condition code register and then servicing the interrupt.

Modern programming techniques such as position-independent, system independent, and reentrant programming are readily supported by these processors.

A Memory Management Unit (MMU), the MC6829, allows a M6809 based system to address a two megabyte memory space. Note: An arbitrary number of tasks may be supported — slower — with software.

This advanced family of processors is compatible with all M6800 peripheral parts.

#### 1.3 SOFTWARE FEATURES

Some of the software features of these processors are itemized in the following paragraphs. Programs developed for the MC6800 can be easily converted for use with the MC6809 or MC6809E by running the source code through a M6809 Macro Assembler or any one of the many cross assemblers that are available.

The addressing modes of any microprocessor provide it with the capability to efficiently address memory to obtain data and instructions. The MC6809 and MC6809E have a versatile set of addressing modes which allow them to function using modern programming techniques.

The addressing modes and instructions of the MC6809 and MC6809E are upward compatible with the MC6800. The old addressing modes have been retained and many new ones have been added.

A direct page register has been added which allows a 256 byte "direct" page anywhere in the 64K logical address space. The direct page register is used to hold the mostsignificant byte of the address used in direct addressing and decrease the time required for address calculation.

Branch relative addressing to anywhere in the memory map (-32768 to +32767) is available.

Program counter relative addressing is also available for data access as well as branch instructions.

The indexed addressing modes have been expanded to include:

0-, 5-, 8-, 16-bit constant offsets,

8- or 16-bit accumulator offsets,

autoincrement/decrement (stack operation).

In addition, most indexed addressing modes may have an additional level of indirection added.

Any or all registers may be pushed on to or pulled from either stack with a single instruction.

A multiply instruction is included which multiplies unsigned binary numbers in accumulators A and B and places the unsigned result in the 16-bit accumulator D. This unsigned multiply instruction also allows signed or unsigned multiple precision multiplication.

#### 1.4 PROGRAMMING MODEL

The programming model (Figure 1-1) for these processors contains five 16-bit and four 8-bit registers that are available to the programmer.




Figure 1-1. Programming Model

#### 1.5 INDEX REGISTERS (X, Y)

The index registers are used during the indexed addressing modes. The address information in an index register is used in the calculation of an effective address. This address may be used to point directly to data or may be modified by an optional constant or register offset to produce the effective address.

#### 1.6 STACK POINTER REGISTERS (U, S)

Two stack pointer registers are available in these processors. They are: a user stack pointer register (U) controlled exclusively by the programmer, and a hardware stack pointer register (S) which is used automatically by the processor during subroutine calls

and interrupts, but may also be used by the programmer. Both stack pointers always point to the top of the stack.

These registers have the same indexed addressing mode capabilities as the index registers, and also support push and pull instructions. All four indexable registers (X, Y, U, S) are referred to as pointer registers.

#### 1.7 PROGRAM COUNTER (PC)

The program counter register is used by these processors to store the address of the next instruction to be executed. It may also be used as an index register in certain addressing modes.

#### 1.8 ACCUMULATOR REGISTERS (A, B, D)

The accumulator registers (A, B) are general-purpose 8-bit registers used for arithmetic calculations and data manipulation.

Certain instructions concatenate these registers into one 16-bit accumulator with register A positioned as the most-significant byte. When concatenated, this register is referred to as accumulator D.

#### 1.9 DIRECT PAGE REGISTER (DP)

This 8-bit register contains the most-significant byte of the address to be used in the direct addressing mode. The contents of this register are concatenated with the byte following the direct addressing mode operation code to form the 16-bit effective address. The direct page register contents appear as bits A15 through A8 of the address. This register is automatically cleared by a hardware reset to ensure M6800 compatibility.

#### 1.10 CONDITION CODE REGISTER (CC)

The condition code register contains the condition codes and the interrupt masks as shown in Figure 1-2.




Figure 1-2. Condition Code Register

- 1.10.1 CONDITION CODE BITS. Five bits in the condition code register are used to indicate the results of instructions that manipulate data. They are: half carry (H), negative (N), zero (Z), overflow (V), and carry (C). The effect each instruction has on these bits is given in the detail information for each instruction (see Appendix A).
- 1.10.1.1 Haif Carry (H), Bit 5. This bit is used to indicate that a carry was generated from bit three in the arithmetic logic unit as a result of an 8-bit addition. This bit is undefined in all subtract-like instructions. The decimal addition adjust (DAA) instruction uses the state of this bit to perform the adjust operation.
- 1.10.1.2 Negative (N), Bit 3. This bit contains the value of the most-significant bit of the result of the previous data operation.
- 1.10.1.3 Zero (Z), Bit 2. This bit is used to indicate that the result of the previous operation was zero.
- 1.10.1.4 Overflow (V), Bit 1. This bit is used to indicate that the previous operation caused a signed arithmetic overflow.
- 1.10.1.5 Carry (C), Bit 0. This bit is used to indicate that a carry or a borrow was generated from bit seven in the arithmetic logic unit as a result of an 8-bit mathematical operation.
- 1.10.2 INTERRUPT MASK BITS AND STACKING INDICATOR. Two bits (I and F) are used as mask bits for the interrupt request and the fast interrupt request inputs. When either or both of these bits are set, their associated input will not be recognized.

One bit (E) is used to indicate how many registers (all, or only the program counter and condition code) were stacked during the last interrupt.

- 1.10.2.1 Fast Interrupt Request Mask (F), Bit 6. This bit is used to mask (disable) any fast interrupt request line (FIRQ). This bit is set automatically by a hardware reset or after recognition of another interrupt. Execution of certain instructions such as SWI will also inhibit recognition of a FIRQ input.
- 1.10.2.2 Interrupt Request Mask (I), Bit 4. This bit is used to mask (disable) any interrupt request input ( $\overline{IRQ}$ ). This bit is set automatically by a hardware reset or after recognition of another interrupt. Execution of certain instructions such as SWI will also inhibit recognition of an  $\overline{IRQ}$  input.

1.10.2.3 Entire Flag (E), Bit 7. This bit is used to indicate how many registers were stacked. When set, all the registers were stacked during the last interrupt stacking operation. When clear, only the program counter and condition code registers were stacked during the last interrupt.

The state of the E bit in the stacked condition code register is used by the return from interrupt (RTI) instruction to determine the number of registers to be unstacked.

#### 1.11 PIN ASSIGNMENTS AND SIGNAL DESCRIPTION

Figure 1-3 shows the pin assignments for the processors. The following paragraphs provide a short description of each of the input and output signals.




Figure 1-3. Processor Pin Assignments

- 1.11.1 MC6809 CLOCKS. The MC6809 has four pins committed to developing the clock signals needed for internal and system operation. They are: the oscillator pins EXTAL and XTAL; the standard M6800 enable (E) clock; and a new, quadrature (Q) clock.
- 1.11.1.1 Oscillator (EXTAL, XTAL). These pins are used to connect the processor's internal oscillator to an external, parallel-resonant crystal. These pins can also be used for input of an external TTL timing signal by grounding the XTAL pin and applying the input to the EXTAL pin. The crystal or the external timing source is four times the resulting bus frequency.

- 1.11.1.2 Enable (E). The E clock is similar to the phase 2 ( $\phi$ 2) MC6800 bus timing clock. The leading edge indicates to memory and peripherals that the data is stable and to begin write operations. Data movement occurs after the Q clock is high and is latched on the trailing edge of E. Data is valid from the processor (during a write operation) by the rising edge of E.
- 1.11.1.3 Quadrature (Q). The Q clock leads the E clock by approximately one half of the E clock time. Address information from the processor is valid with the leading edge of the Q clock. The Q clock is a new signal in these processors and does not have an equivalent clock within the MC6800 bus timing.
- 1.11.2 MC6809E CLOCKS (E and Q). The MC6809E has two pins provided for the TTL clock signal inputs required for internal operation. They are the standard M6800 enable (E) clock and the quadrature (Q) clock. The Q input must lead the E input.

Addresses will be valid from the processor (on address delay time after the falling edge of E) and data will be latched from the bus by the falling edge of E. The Q input is fully TTL compatible. The E input is used to drive the internal MOS circuitry directly and therefore requires input levels above the normal TTL levels.

- 1.11.3 THREE STATE CONTROLS (TSC) (MC6809E). This input is used to place the address and data lines and the R/W line in the high-impedance state and allows the address bus to be shared with other bus masters.
- 1.11.4 LAST INSTRUCTION CYCLE (LIC) (MC6809E). This output goes high during the last cycle of every instruction and its high-to-low transition indicates that the first byte of an opcode will be latched at the end of the present bus cycle.
- 1.11.5 ADDRESS BUS (A0-A15). This 16-bit, unidirectional, three-state bus is used by the processor to provide address information to the address bus. Address information is valid on the rising edge of the Q clock. All 16 outputs are in the high-impedance state when the bus available (BA) signal is high, and for one bus cycle thereafter.

When the processor does not require the address bus for a data transfer, it outputs address FFFF16, and read/write ( $R/\overline{W}$ ) high. This is a "dummy access" of the least-significant byte of the reset vector which replaces the valid memory address (VMA) functions of the MC6800. For the MC6809, the memory read signal internal circuitry inhibits stretching of the clocks during non-access cycles.

1.11.6 DATA BUS (D0-D7). This 8-bit, bidirectional, three-state bus is the general purpose data path. All eight outputs are in the high-impedance state when the bus available (BA) output is high.

1.11.7 READ/WRITE (R/W). This output indicates the direction of data transfer on the data bus. A low indicates that the processor is writing onto the data bus; a high indicates that the processor is reading data from the data bus. The signal at the R/W output is valid at the leading edge of the Q clock. The R/W output is in the high-impedance state when the bus available (BA) output is high.

1.11.8 PROCESSOR STATE INDICATORS (BA, BS). The processor uses these two output lines to indicate the present processor state. These pins are valid with the leading edge of the Q clock.

The bus available (BA) output is used to indicate that the buses (address and data) and the read/write output are in the high-impedance state. This signal can be used to indicate to bus-sharing or direct memory access systems that the buses are available. When BA goes low, an additional dead cycle will elapse before the processor regains control of the buses.

The bus status (BS) output is used in conjunction with the BA output to indicate the present state of the processor. Table 1-1 is a listing of the BA and BS outputs and the processor states that they indicate. The following paragraphs briefly explain each processor state.

Table 1-1. BA/BS Signal Encoding

BA	<u>BŞ</u>	Processor State
0	0	Normal (Running)
0	1	Interrupt or Reset Acknowledge
1	0	Sync Acknowledge
1	1	Halt/Bus Grant Acknowledged

- 1.11.8.1 Normal. The processor is running and executing instructions.
- 1.11.8.2 Interrupt or Reset Acknowledge. This processor state is Indicated during both cycles of a hardware vector fetch which occurs when any of the following interrupts have occurred: RESET, NMI, FIRQ, IRQ, SWI, SWI2, and SWI3.

This output, plus decoding of address lines A3 through A1 provides the user with an indication of which interrupt is being serviced.

- 1.11.8.3 Sync Acknowledge. The processor is waiting for an external synchronization input on an interrupt line. See SYNC instruction in Appendix A.
- 1.11.8.4 Halt/Bus Grant. The processor is halted or bus control has been granted to some other device.

1.11.9 RESET (RESET). This input is used to reset the processor. A low input lasting longer than one bus cycle will reset the processor.

The reset vector is fetched from locations \$FFFE and \$FFFF when the processor enters the reset acknowledge state as indicated by the BA output being low and the BS output being high.

During initial power-on, the reset input should be held low until the clock oscillator is fully operational.

- 1.11.10 INTERRUPTS. The processor has three separate interrupt input pins: non-maskable interrupt (NMI), fast interrupt request (FIRQ), and interrupt request (IRQ). These interrupt inputs are latched by the falling edge of every Q clock except during cycle stealing operations where only the NMI input is latched. Using this point as a reference, a delay of at least one bus cycle will occur before the interrupt is recognized by the processor.
- 1.11.10.1 Non-Maskable Interrupt (NMI). A negative edge on this input requests that a non-maskable interrupt sequence be generated. This input, as the name indicates, cannot be masked by software and has the highest priority of the three interrupt inputs. After a reset has occurred, a NMI input will not be recognized by the processor until the first program load of the hardware stack pointer. The entire machine state is saved on the hardware stack during the processing of a non-maskable interrupt. This interrupt is internally blocked after a hardware reset until the stack pointer is initialized.
- 1.11.10.2 Fast Interrupt Request (FIRQ). This input is used to initiate a fast interrupt request sequence. Initiation depends on the F (fast interrupt request mask) bit in the condition code register being clear. This bit is set during reset. During the interrupt, only the contents of the condition code register and the program counter are stacked resulting in a short amount of time required to service this interrupt. This interrupt has a higher priority than the normal interrupt request (IRQ).
- 1.11.10.3 Interrupt Request (IRQ). This input is used to initiate what might be considered the "normal" interrupt request sequence. Initiation depends on the I (interrupt mask) bit in the condition code register being clear. This bit is set during reset. The entire machine state is saved on the hardware stack during processing of an IRQ input. This input has the lowest priority of the three hardware interrupts.
- 1.11.11 MEMORY READ (MRDY) (MC6809). This input allows extension of the E and Q clocks to allow a longer data access time. A low on this input allows extension of the E and Q clocks (E high and Q low) in integral multiples of quarter bus cycles (up to 10 cycles) to allow interface with slow memory devices.

Memory ready does not extend the E and Q clocks during non-valid memory access cycles and therefore the processor does not slow down for "don't care" bus accesses. Memory ready may also be used to extend the E and Q clocks when an external device is using the halt and direct memory access/bus request inputs.

- 1.11.12 ADVANCED VALID MEMORY ADDRESS (AVMA) (MC6809E). This output signal indicates that the MC6809E will use the bus in the following bus cycle. This output is low when the MC6809E is in either a halt or sync state.
- 1.11.13 HALT. This input is used to halt the processor. A low input halts the processor at the end of the present instruction execution cycle and the processor remains halted indefinitely without loss of data.

When the processor is halted, the BA output is high to indicate that the buses are in the high-impedance state and the BS output is also high to indicate that the processor is in the halt/bus grant state.

During the halt/bus grant state, the processor will not respond to external real-time requests such as FIRQ or IRQ. However, a direct memory access/bus request input will be accepted. A non-maskable interrupt or a reset Input will be latched for processing later. The E and Q clocks continue to run during the halt/bus grant state.

1.11.14 DIRECT MEMORY ACCESS/BUS REQUEST (DMA/BREQ) (MC6809). This input is used to suspend program execution and make the buses available for another use such as a direct memory access or a dynamic memory refresh.

A low level on this input occurring during the Q clock high time suspends instruction execution at the end of the current cycle. The processor acknowledges acceptance of this input by setting the BA and BS outputs high to signify the bus grant state. The requesting device now has up to 15 bus cycles before the processor retrieves the bus for self-refresh.

Typically, a direct memory access controller will request to use the bus by setting the DMA/BREQ input low when E goes high. When the processor acknowledges this input by setting the BA and BS outputs high, that cycle will be a dead cycle used to transfer bus mastership to the direct memory access controller. False memory access during any dead cycle should be prevented by externally developing a system DMAVMA signal which is low in any cycle when the BA output changes.

When the BA output goes low, either as a result of a direct memory access/bus request or a processor self-refresh, the direct memory access device should be removed from the bus. Another dead cycle will elapse before the processor accesses memory, to allow transfer of bus mastership without contention.

1.11.15 BUSY (MC6809E). This output indicates that bus re-arbitration should be deferred and provides the indivisable memory operation required for a "test-and-set" primitive.

This output will be high for the first two cycles of any Read-Modify-Write instruction, high during the first byte of a double-byte access, and high during the first byte of any indirect access or vector-fetch operation.

1.11.16 POWER. Two inputs are used to supply power to the processor: VCC is +5.0  $\pm 5\%$ , while VSS is ground or 0 volts.

## SECTION 2 ADDRESSING MODES

#### 2.1 INTRODUCTION

This section contains a description of each of the addressing modes available on these processors.

#### 2.2 ADDRESSING MODES

The addressing modes available on the MC6809 and MC6809E are: Inherent, Immediate, Extended, Direct, Indexed (with various offsets and autoincrementing/decrementing), and Branch Relative. Some of these addressing modes require an additional byte after the opcode to provide additional addressing interpretation. This byte is called a postbyte.

The following paragraphs provide a description of each addressing mode. In these descriptions the term effective address is used to indicate the address in memory from which the argument for an instruction is fetched or stored, or from which instruction processing is to proceed.

2.2.1 INHERENT. The information necessary to execute the instruction is contained in the opcode. Some operations specifying only the index registers or the accumulators, and no other arguments, are also included in this addressing mode.

Example: MUL

2.2.2 IMMEDIATE. The operand is contained in one or two bytes immediately following the opcode. This addressing mode is used to provide constant data values that do not change during program execution. Both 8- bit and 16-bit operands are used depending on the size of the argument specified in the opcode.

Example: LDA #CR

LDB #7 LDA #\$F0

LDB #%1110000 LDX #\$8004

Another form of immediate addressing uses a postbyte to determine the registers to be manipulated. The exchange (EXG) and transfer (TFR) instructions use the postbyte as shown in Figure 2-1(A). The push and pull instructions use the postbyte to designate the registers to be pushed or pulled as shown in Figure 2-1(B).

b7	b6 b5	b4	b3	b2	b1	b0
	SOURCE (R1)			DESTINA	TION (R2	2)
Code*	Register	,	Code*	Reg	ister	
0000	D (A:B)		0101	Program	Counter	
0001	X Index		1000	A Accu	mulator	
0010	Y Index		1001	B Accu	mulator	
0011	U Stack Pointe	r	1010	Condition	on Code	
0100	S Stack Pointe	r	1011	Direct	Page	

<sup>\*</sup>All other combinations of bits produce undefined results.

(A) Exchange (EXG) or Transfer (TFR) Instruction Postbyte

b7	b6	bb	<u>b4</u>	<u>b3</u>	b2	b1	_b0
PC	S/U	Υ	Х	DP	В	Α	СС
PC	_	Prog	ram (	Count	er		
S/U		•		/User		k Po	inter
Υ	= '	Y Inc	lex R	egiste	er		
Х	= 1	U Inc	iex R	egiste	er		
DP	= 1	Direc	t Pac	e Re	aister	,	

DP = Direct Page Regist
B = B Accumulator
A = A Accumulator

CC = Condition Code Register

(B) Push (PSH) or Pull (PUL) Instruction Postbyte

Figure 2-1. Postbyte Usage for EXG/TFR, PSH/PUL Instructions

**2.2.3 EXTENDED.** The effective address of the argument is contained in the two bytes following the opcode. Instructions using the extended addressing mode can reference arguments anywhere in the 64K addressing space. Extended addressing is generally not used in position independent programs because it supplies an absolute address.

Example: LDA > CAT

**2.2.4 DIRECT.** The effective address is developed by concatenation of the contents of the direct page register with the byte immediately following the opcode. The direct page register contents are the most-significant byte of the address. This allows accessing 256 locations within any one of 256 pages. Therefore, the entire addressing range is available for access using a single two-byte instruction.

Example: LDA > CAT

**2.2.5 INDEXED.** In these addressing modes, one of the pointer registers (X, Y, U, or S), and sometimes the program counter (PC) is used in the calculation of the effective address of the instruction operand. The basic types (and their variations) of indexed addressing available are shown in Table 2-1 along with the postbyte configuration used.

2.2.5.1 Constant Offset from Register. The contents of the register designated in the postbyte are added to a twos complement offset value to form the effective address of

the instruction operand. The contents of the designated register are not affected by this addition. The offset sizes available are:

No
offset — designated register contains the effective address

5-bit — 16 to +15

8-bit — 128 to +127

16-bit — 32768 to +32767

Table 2-1. Postbyte Usage for Indexed Addressing Modes

Mode Type	Variation	Direct	Indirect
Constant Offset from Register (twos Complement Offset)	No Offset 5-Bit Offset 8-Bit Offset 16-Bit Offset	1RR00100 0RRnnnn 1RR01000 1RR01001	1RR10100 Defaults to 8-bit 1RR11000 1RR11001
Accumulator Offset from Register (twos Complement Offset)	A Accumulator Offset B Accumulator Offset D Accumulator Offset	1RR00110 1RR00101 1RR01011	1RR10110 1RR10101 1RR11011
Auto Increment/Decrement from Register	Increment by 1 Increment by 2 Decrement by 1 Decrement by 2	1RR00000 1RR00001 1RR00010 1RR00011	Not Allowed 1RR10001 Not Allowed 1RR10011
Constant Offset from Program Counter	8-Bit Offset 16-Bit Offset	1XX01100 1XX01101	1XX11100 1XX11101
Extended Indirect	16-Bit Address		10011111

The 5-bit offset value is contained in the postbyte. The 8- and 16-bit offset values are contained in the byte or bytes immediately following the postbyte. If the Motorola assembler is used, it will automatically determine the most efficient offset; thus, the programmer need not be concerned about the offset size.

Examples: LDA ,X LDY -64000,U LDB 0,Y LDA 17,PC LDX 64,000,S LDA There,PCR

2.2.5.2 Accumulator Offset from Register. The contents of the index or pointer register designed in the postbyte are temporarily added to the twos complement offset value contained in an accumulator (A, B, or D) also designated in the postbyte. Neither the designated register nor the accumulator contents are affected by this addition.

Example: LDA A,X LDA D,U LDA B,Y

**2.2.5.3 Autoincrement/Decrement from Register.** This addressing mode works in a postincrementing or predecrementing manner. The amount of increment or decrement, one or two positions, is designated in the postbyte.

In the autoincrement mode, the contents of the effective address contained in the pointer register, designated in the postbyte, and then the pointer register is automatically incremented; thus, the pointer register is postincremented.

In the autodecrement mode, the pointer register, designated in the postbyte, is automatically decremented first and then the contents of the new address are used; thus, the pointer register is predecremented.

Examples:	Autoincrement		Autodecrement		
•	LDA ,X+	LDY ,X++	LDA ,-X	LDY,X	
	LDA ,Y+	LDX ,Y++	LDA ,-Y	LDX ,Y	
	LDA ,S+	LDX ,U++	LDA ,-S	LDX ,U	
		LDX .S++	LDAU	LDXS	

**2.2.5.4 indirection.** When using indirection, the effective address of the base indexed addressing mode is used to fetch two bytes which contain the final effective address of the operand. It can be used with all the indexed addressing modes and the program counter relative addressing mode.

**2.2.5.5 Extended Indirect.** The effective address of the argument is located at the address specified by the two bytes following the postbyte. The postbyte is used to indicate indirection.

Example: LDA [\$F000]

2.2.5.6 Program Counter Relative. The program counter can also be used as a pointer with either an 8- or 16-bit signed constant offset. The offset value is added to the program counter to develop an effective address. Part of the postbyte is used to indicate whether the offset is 8 or 16 bits.

2.2.6 BRANCH RELATIVE. This addressing mode is used when branches from the current instruction location to some other location relative to the current program counter are desired. If the test condition of the branch instruction is true, then the effective address is calculated (program counter plus twos complement offset) and the branch is taken. If the test condition is false, the processor proceeds to the next in-line instruction. Note that the program counter is always pointing to the next instruction when the offset is added. Branch relative addressing is always used in position independent programs for all control transfers.

For short branches, the byte following the branch instruction opcode is treated as an 8-bit signed offset to be used to calculate the effective address of the next instruction if the branch is taken. This is called a short relative branch and the range is limited to plus 127 or minus 128 bytes from the following opcode.

For long branches, the two bytes after the opcode are used to calculate the effective address. This is called a long relative branch and the range is plus 32,767 or minus 32,768

bytes from the following opcode or the full 64K address space of memory that the processor can address at one time.

Long Branch
LBRA CAT Examples: **Short Branch** 

BRA POLE

		÷	

## SECTION 3 INTERRUPT CAPABILITIES

#### 3.1 INTRODUCTION

The MC6809 and MC6809E microprocessors have six vectored interrupts (three hardware and three software). The hardware interrupts are the non-maskable interrupt (NMI), the fast maskable interrupt request (FIRQ), and the normal maskable interrupt request (IRQ). The software Interrupts consist of SWI, SWI2, and SWI3. When an interrupt request is acknowledged, all the processor registers are pushed onto the hardware stack, except in the case of FIRQ where only the program counter and the condition code register is saved, and control is transferred to the address in the interrupt vector. The priority of these interrupts is, highest to lowest, NMI, SWI, FIRQ, IRQ, SWI2, and SWI3. Figure 3-1 is a detailed flowchart of interrupt processing in these processors. The interrupt vector locations are given in Table 3-1. The vector locations contain the address for the interrupt routine.

Additional information on the SWI, SWI2, and SWI3 interrupts is given in Appendix A. The hardware interrupts, NMI, FIRQ, and IRQ are listed alphabetically at the end of Appendix A.

**Table 3-1. Interrupt Vector Locations** 

Interrupt	Vector Location		
Description	MS Byte	LS Byte	
Reset (RESET)	FFFE	FFFF	
Non-Maskable Interrupt (NMI)	FFFC	FFFD	
Software Interrupt (SWI)	FFFA	FFFB	
Interrupt Request (IRQ)	FFF8	FFF9	
Fast Interrupt Request (FIRQ)	FFF6	FFF7	
Software Interrupt 2 (SWI2)	FFF4	FFF5	
Software Interrupt 3 (SWI3)	FFF2	FFF3	
Reserved	FFF0	FFF1	

#### 3.2 NON-MASKABLE INTERRUPT (NMI)

The non-maskable interrupt is edge-sensitive in the sense that if it is sampled low one cycle after it has been sampled high, a non-maskable interrupt will be triggered. Because the non-maskable interrupt cannot be masked by execution of the non-maskable interrupt handler routine, it is possible to accept another non-maskable interrupt before executing the first instruction of the interrupt routine. A fatal error will exist if a non-maskable interrupt is repeatedly allowed to occur before completing the return from interrupt (RTI) instruction of the previous non-maskable interrupt request, since the stack

will eventually overflow. This interrupt is especially applicable to gaining immediate processor response for powerfail, software dynamic memory refresh, or other non-delayable events.

#### 3.3 FAST MASKABLE INTERRUPT REQUEST (FIRQ)

A low level on the FIRQ input with the F (fast interrupt request mask) bit in the condition code register clear triggers this interrupt sequence. The fast interrupt request provides fast interrupt response by stacking only the program counter and condition code register. This allows fast context switching with minimal overhead. If any registers are used by the interrupt routine then they can be saved by a single push instruction.

After accepting a fast interrupt request, the processor clears the E flag, saves the program counter and condition code register, and then sets both the I and F bits to mask any further IRQ and FIRQ interrupts. After servicing the original interrupt, the user may selectively clear the I and F bits to allow multiple-level interrupts if so desired.

#### 3.4 NORMAL MASKABLE INTERRUPT REQUEST (IRQ)

A low level on the IRQ input with the I (interrupt request mask) bit in the condition code register clear triggers this interrupt sequence. The normal maskable interrupt request provides a slower hardware response to interrupts because it causes the entire machine state to be stacked. However, this means that interrupting software routines can use all processor resources without fear of damaging the interrupted routine. A normal interrupt request, having lower priority than the fast interrupt request, is prevented from interrupting the fast interrupt handler by the automatic setting of the I bit by the fast interrupt request handler.

After accepting a normal interrupt request, the processor sets the E flag, saves the entire machine state, and then sets the I bit to mask any further interrupt request inputs. After servicing the original interrupt, the user may clear the I bit to allow multiple-level normal interrupts.

All interrupt handling routines should return to the formerly executing tasks using a return from interrupt (RTI) instruction. This instruction recovers the saved machine state from the hardware stack and control is returned to the interrupted program. If the recovered E bit is clear, it indicates that a fast interrupt request occurred and only the program counter address and condition code register are to be recovered.

#### 3.5 SOFTWARE INTERRUPTS (SWI, SWI2, SWI3)

The software interrupts cause the processor to go through the normal interrupt request sequence of stacking the complete machine state even though the interrupting source is the processor itself. These interrupts are commonly used for program debugging and for calls to an operating system.

Normal processing of the SWI input sets the I and F bits to prevent either of these interrupt requests from affecting the completion of a software interrupt request. The remaining software interrupt request inputs (SWI2 and SWI3) do not have the priority of the SWI input and therefore do not mask the two hardware interrupt request inputs (FIRQ and IRQ).




Figure 3-1. Interrupt Processing Flowchart

## SECTION 4 PROGRAMMING

#### 4.1 INTRODUCTION

These processors are designed to be source-code compatible with the M6800 to make use of the substantial existing base of M6800 software and training. However, this asset should not overshadow the capabilities built into these processors that allow more modern programming techniques such as position-independence, modular programming, and reentrancy/recursion to be used on a microprocessor-based system. A brief review of these methods is given in the following paragraphs.

- **4.1.1 POSITION INDEPENDENCE.** A program is said to be "position-independent" if it will run correctly when the same machine code is positioned arbitrarily in memory. Such a program is useful in many different hardware configurations, and might be copied from a disk into RAM when the operating system first sees a request to use a system utility. Position-independent programs never use absolute (extended or direct) addressing: instead, inherent immediate, register, indexed and relative modes are used. In particular, there should be no jump (absolute) or jump to subroutine instructions nor should absolute addresses be used. A position-independent program is almost always preferable to a position-dependent program (although position-independent code is usually 5 to 10% slower than normal code).
- **4.1.2 MODULAR PROGRAMMING.** Modular programming is another indication of quality code. A module is a program element which can be easily disconnected from the rest of the program either for re-use in a new environment or for replacement. A module is usually a subroutine (although a subroutine is not necessarily a module); frequently, the programmer isolates register changes internal to the module by pushing these registers onto the stack upon entry, and pulling them off the stack before the return. Isolating register changes in the called module, to that module alone, allows the code in the calling program to be more easily analyzed since it can be assumed that all registers (except those specifically used for parameter transfer are unchanged by each called module. This leaves the processor's registers free at each level for loop counts, address comparisons, etc.
- **4.1.2.1 Local Storage.** A clean method for allocating "local" storage is required both by position-independent programs as well as modular programs. Local or temporary storage is used to hold values only during execution of a module (or called modules) and is released upon return. One way to allocate local storage is to decrement the hardware stack

pointer(s) by the number of bytes needed. Interrupts will then leave this area intact and it can be de-allocated on exiting the module. A module will almost always need more temporary storage than just the MPU registers.

- **4.1.2.2 Global Storage.** Even in a modular environment there may be a need for "global" values which are accessible by many modules within a given system. These provide a convenient means for storing values from one invocation to another invocation of the same routine. Global storage may be created as local storage at some level, and a pointer register (usually U) used to point at this area. This register is passed unchanged in all subroutines, and may be used to index into the global area.
- 4.1.3 REENTRANCY/RECURSION. Many programs will eventually involve execution in an interrupt-driven environment. If the interrupt handlers are complex, they might well call the same routine which has just been interrupted. Therefore, to protect present programs against certain obsolescence, all programs should be written to be reentrant. A reentrant routine allocates different local variable storage upon each entry. Thus, a later entry does not destroy the processing associated with an earlier entry.

The same technique which was implemented to allow reentrancy also allows recursion. A recursive routine is defined as a routine that calls itself. A recursive routine might be written to simplify the solution of certain types of problems, especially those which have a data structure whose elements may themselves be a structure. For example, a parenthetical equation represents a case where the expression in parenthesis may be considered to be a value which is operated on by the rest of the equation. A programmer might choose to write an expression evaluator passing the parenthetical expression (which might also contain parenthetical expressions) in the call, and receive back the returned value of the expression within the parenthesis.

#### 4.2 M6809 CAPABILITIES

The following paragraphs briefly explain how the MC6809 is used with the programming techniques mentioned earlier.

**4.2.1 MODULE CONSTRUCTION.** A module can be defined as a logically self-contained and discrete part of a larger program. A properly constructed module accepts well defined inputs, carries out a set of processing actions, and produces a specified output. The use of parameters, local storage, and global storage by a program module is given in the following paragraphs. Since registers will be used inside the module (essentially a form of local storage), the first thing that is usually done at entry to a module is to push (save) them on to the stack. This can be done with one instruction (e.g., PSHS Y, X, B, A). After the body of the module is executed, the saved registers are collected, and a subroutine return is performed, at one time, by pulling the program counter from the stack (e.g., PULS A,B,X,Y,PC).

**4.2.1.1 Parameters.** Parameters may be passed to or from modules either in registers, if they will provide sufficient storage for parameter passage, or on the stack. If parameters are passed on the stack, they are placed there before calling the lower level module. The called module is then written to use local storage inside the stack as needed (e.g., ADDA offset,S). Notice that the required offset consists of the number of bytes pushed (upon entry), plus two from the stacked return address, plus the data offset at the time of the call. This value may be calculated, by hand, by drawing a "stack picture" diagram representing module entry, and assigning convenient mnemonics to these offsets with the assembler. Returned parameters replace those sent to the routine. If more parameters are to be returned on the stack than would normally be sent, space for their return is allocated by the calling routine before the actual call (if four additional bytes are to be returned, the caller would execute LEAS -4,S to acquire the additional storage).

**4.2.1.2 Local Storage.** Local storage space is acquired from the stack while the present routine is executing and then returned to the stack prior to exit. The act of pushing registers which will be used in later calculations essentially saves those registers in temporary local storage. Additional local storage can easily be acquired from the stack e.g., executing LEAS – 2048,S acquires a buffer area running from the 0,S to 2047,S inclusive. Any byte in this area may be accessed directly by any instruction which has an indexed addresing mode. At the end of the routine, the area acquired for local storage is released (e.g., LEAS 2048,S) prior to the final pull. For cleaner programs, local storage should be allocated at entry to the module and released at the exit of the module.

**4.2.1.3 Global Storage.** The area required for global storage is also most effectively acquired from the stack, probably by the highest level routine in the standard package. Although this is local storage to the highest level routine, it becomes "global" by positioning a register to point at this storage, (sometimes referred to as a stack mark) then establishing the convention that all modules pass that same pointer value when calling lower level modules. In practice, it is convenient to leave this stack mark register unchanged in all modules, especially if global accesses are common. The highest level routine in the standard package would execute the following sequence upon entry (to initialize the global area):

PSHS U higher level mark, if any TFR S.U new stack mark

LEAS - 17,U allocate global storage

Note that the U register now defines 17-bytes of locally allocated (permanent) globals (which are -1,U through -17,U) as well as other external globals (2,U and above) which have been passed on the stack by the routine which called the standard package. Any global may be accessed by any module using exactly the same offset value at any level (e.g., ROL, RAT,U; where RAT EQU -11 has been defined). Furthermore, the values stacked prior to invoking the standard package may include pointers to data or I/O peripherals. Any indexed operation may be performed indexed indirect through those pointers, which means, for example, that the module need know nothing about the actual hardware configuration, except that (upon entry) the pointer to an I/O register has been placed at a given location on the stack.

**4.2.2 POSITION-INDEPENDENT CODE.** Position-independent code means that the same machine language code can be placed anywhere in memory and still function correctly. The M6809 has a long relative (16-bit offset) branch mode along with the common MC6800 branches, plus program-counter relative addressing. Program-counter relative addressing uses the program counter like an indexable register, which allows all instructions that reference memory to also reference data relative to the program counter. The M6809 also has load effective address (LEA) instructions which allow the user to point to data in a ROM in a position-independent manner.

An important rule for generating position-independent code is: NEVER USE ABSOLUTE ADDRESSING.

Program-counter relative addressing on the M6809 is a form of indexed addressing that uses the program counter as the base register for a constant-offset indexing operation. However, the M6809 assembler treats the PCR address field differently from that used in other indexed instructions. In PCR addressing, the assembly time location value is subtracted from the (constant) value of the PCR offset. The resulting distance to the desired symbol is the value placed into the machine language object code. During execution, the processor adds the value of the run time PC to the distance to get a position-independent absolute address.

The PCR indexed addressing form can be used to point at any location relative to the program regardless of position in memory. The PCR form of indexed addressing allows access to tables within the program space in a position-independent manner via use of the load effective address instruction.

In a program which is completely position-independent, some absolute locations are usually required, particularly for I/O. If the locations of I/O devices are placed on the stack (as globals) by a small setup routine before the standard package is invoked, all internal modules can do their I/O through that pointer (e.g., STA [ACIAD, U]), allowing the hardware to be easily changed, if desired. Only the single, small, and obvious setup routine need be rewritten for each different hardware configuration.

Global, permanent, and temporary values need to be easily available in a position-independent manner. Use the stack for this data since the stacked data is directly accessible. Stack the absolute address of I/O devices before calling any standard software package since the package can use the stacked addresses for I/O in any system.

The LEA instructions allow access to tables, data, or immediate values in the text of the program in a position-independent manner as shown in the following example:

LEAX

LBSR

FCC

MSG1,PCR PDATA

.

MSG1

/PRINT THIS!/

Here we wish to point at a message to be printed from the body of the program. By writing "MSG1, PCR" we signal the assembler to compute the distance between the present address (the address of the LBSR) and MSG1. This result is inserted as a constant into the LEA instruction which will be indexed from the program counter value at the time of execution. Now, no matter where the code is located, when it is executed the computer offset from the program counter will point at MSG1. This code is position-independent.

It is common to use space in the hardware stack for temporary storage. Space is made for temporary variables from 0,S through TEMP-1, S by decrementing the stack pointer equal to the length of required storage. We could use:

LEAS - TEMP,S.

Not only does this facilitate position-independent code but it is structured and helps reentrancy and recursion.

**4.2.3 REENTRANT PROGRAMS.** A program that can be executed by several different users sharing the same copy of it in memory is called reentrant. This is important for interrupt driven systems. This method saves considerable memory space, especially with large interrupt routines. Stacks are required for reentrant programs, and the M6809 can support up to four stacks by using the X and Y index registers as stack pointers.

Stacks are simple and convenient mechanisms for generating reentrant programs. Subroutines which use stacks for passing parameters and results can be easily made to be reentrant. Stack accesses use the indexed addressing mode for fast, efficient execution. Stack addressing is quick.

Pure code, or code that is not self-modifying, is mandatory to produce reentrant code. No internal information within the code is subject to modification. Reentrant code never has internal temporary storage, is simpler to debug, can be placed in ROM, and must be interruptable.

**4.2.4 RECURSIVE PROGRAMS.** A recursive program is one that can call itself. They are quite convenient for parsing mechanisms and certain arithmetic functions such as computing factorials. As with reentrant programming, stacks are very useful for this technique.

4.2.5 LOOPS. The usual structured loops (i.e., REPEAT...UNTIL, WHILE...DO, FOR..., etc.) are available in assembly language in exactly the same way a high-level language compiler could translate the construct for execution on the target machine. Using a FOR...NEXT loop as an example, it is possible to push the loop count, increment value, and termination value on the stack as variables local to that loop. On each pass through the loop, the working register is saved, the loop count picked up, the increment added in, and the result compared to the termination value. Based on this comparison, the loop counter might be updated, the working register recovered and the loop resumed, or the working register recovered and the loop variables de-allocated. Reasonable macros

could make the source form for loop trivial, even in assembly language. Such macros might reduce errors resulting from the use of multiple instructions simply to implement a standard control structure.

**4.2.6 STACK PROGRAMMING.** Many microprocessor applications require data stored as continguous pieces of information in memory. The data may be temporary, that is, subject to change or it may be permanent. Temporary data will most likely be stored in RAM. Permanent data will most likely be stored in ROM.

It is important to allow the main program as well as subroutines access to this block of data, especially if arguments are to be passed from the main program to the subroutines and vice versa.

**4.2.6.1 M6809 Stacking Operations.** Stack pointers are markers which point to the stack and its internal contents. Although all four index registers may be used as stack registers, the S (hardware stack pointer) and the U (user stack pointer) are generally preferred because the push and pull instructions apply to these registers. Both are 16-bit indexable registers. The processor uses the S register automatically during interrupts and subroutine calls. The U register is free for any purpose needed. It is not affected by interrupts or subroutine calls implemented by the hardware.

Either stack pointer can be specified as the base address in indexed addressing. One use of the indirect addressing mode uses stack pointers to allow addresses of data to be passed to a subroutine on a stack as arguments to a subroutine. The subroutine can now reference the data with one instruction. High-level language calls that pass arguments by reference are now more efficiently coded. Also, each stack push or pull operation in a program uses a postbyte which specifies any register or set of registers to be pushed or pulled from either stack. With this option, the overhead associated with subroutine calls in both assembly and high-level language programs is greatly decreased. In fact, with the large number of instructions that use autoincrement and autodecrement, the M6809 can emulate a true stack computer architecture.

Using the S or U stack pointer, the order in which the registers are pushed or pulled is shown in Figure 4-1. Notice that we push "onto" the stack towards decreasing memory locations. The program counter is pushed first. Then the stack pointer is decremented and the "other" stack pointer is pushed onto the stack. Decrementing and storing continues until all the registers requested by the postbyte are pushed onto the stack. The stack pointer points to the top of the stack after the push operation.

The stacking order is specified by the processor. The stacking order is identical to the order used for all hardware and software interrupts. The same order is used even if a subset of the registers is pushed.

Without stacks, most modern block-structured high-level languages would be cumbersome to implement. Subroutine linkage is very important in high-level language generation. Paragraph 4.2.6.2 describes how to use a stack mark pointer for this important task. Good programming practice dictates the use of the hardware stack for temporary storage. To reserve space, decrement the stack pointer by the amount of storage required with the instruction LEAS — TEMPS, S. This instruction makes space for temporary variables from 0,S through TEMPS — 1,S.




Figure 4-1. Stacking Order

**4.2.6.2 Subroutine Linkage.** In the highest level routine, global variables are sometimes considered to be local. Therefore, global storage is allocated at this point, but access to these same variables requires different offset values depending on subroutine depth. Because subroutine depth changes dynamically, the length may not be known beforehand. This problem is solved by assigning one pointer (U will be used in the following description, but X or Y could also be used) to "mark" a location on the hardware stack by using the instruction TFR S,U. If the programmer does this immediately prior to allocating global storage, then all variables will then be available at a constant negative offset location from this stack mark. If the stack is marked after the global variables are

allocated, then the global variables are available at a constant positive offset from U. Register U is then called the stack mark pointer. Recall that the hardware stack pointer may be modified by hardware interrupts. For this reason, it is fatal to use data referred to by a negative offset with respect to the hardware stack pointer, S.

**4.2.6.3 Software Stacks.** If more than two stacks are needed, autoincrement and autodecrement mode of addressing can be used to generate additional software stack pointers.

The X, Y, and U index registers are quite useful in loops for incrementing and decrementing purposes. The pointer is used for searching tables and also to move data from one area of memory to another (block moves). This autoincrement and autodecrement feature is available in the indexed addressing mode of the M6809 to facilitate such operations.

In autoincrement, the value contained in the index register (X or Y, U or S) is used as the effective address and then the register is incremented (postincremented). In autodecrement, the index register is first decremented and then used to obtain the effective address (predecremented). Postincrement or predecrement is always performed in this addressing mode. This is equivalent in operation to the push and pull from a stack. This equivalence allows the X and Y index registers to be used as software stack pointers. The indexed addressing mode can also implement an extra level of post indirection. This feature supports parameter and pointer operations.

**4.2.7 REAL TIME PROGRAMMING.** Real time programming requires special care. Sometimes a peripheral or task demands an immediate response from the processor, other times it can wait. Most real time applications are demanding in terms of processor response.

A common solution is to use the interrupt capability of the processor in solving real time problems. Interrupts mean just that; they request a break in the current sequence of events to solve an asynchronous service request. The system designer must consider all variations of the conditions to be encountered by the system including software interaction with interrupts. As a result, problems due to software design are more common in interrupt implementation code for real time programming than most other situations. Software timeouts, hardware interrupts, and program control interrupts are typically used in solving real time programming problems.

#### **4.3 PROGRAM DOCUMENTATION**

Common sense dictates that a well documented program is mandatory. Comments are needed to explain each group of instructions since their use is not always obvious from looking at the code. Program boundaries and branch instructions need full clarification. Consider the following points when writing comments: up-to-date, accuracy, completeness, conciseness, and understandability.

Accurate documentation enables you and others to maintain and adapt programs for updating and/or additional use with other programs.

The following program documentation standards are suggested.

- A) Each subroutine should have an associated header block containing at least the following elements:
  - A full specification for this subroutine including associated data structures — such that replacement code could be generated from this description alone.
  - 2) All usage of memory resources must be defined, including:
    - a) All RAM needed from temorary (local) storage used during execution of this subroutine or called subroutines.
    - b) All RAM needed for permanent storage (used to transfer values from one execution of the subroutine to future executions).
    - c) All RAM accessed as global storage (used to transfer values from or to higher-level subroutines).
    - d) All possible exit-state conditions, if these are to be used by calling routines to test occurrences internal to the subroutine.
- B) Code internal to each subroutine should have sufficient associated line comments to help in understanding the code.
- C) All code must be non-self-modifying and position-independent.
- D) Each subroutine which includes a loop must be separately documented by a flowchart or pseudo high-level language algorithm.
- E) Any module or subroutine should be executable starting at the first location and exit at the last location.

#### **4.4 INSTRUCTION SET**

The complete instruction set for the M6809 is given in Table 4-1.

Table 4-1. Instruction Set

Instruction	Description		
ABX	Add Accumulator B into Index Register X		
ADC	Add with Carry into Register		
ADD	Add Memory into Register		
AND	Logical AND Memory into Register		
ASL	Arithmetic Shift Left		
ASR	Arithmetic Shift Right		
BCC	Branch on Carry Clear		
BCS	Branch on Carry Set		
BEQ	Branch on Equal		
BGE	Branch on Greater Than or Equal to Zero		
BGT	Branch on Greater		
вні	Branch if Higher		
BHS	Branch if Higher or Same		
BIT	Bit Test		
BLE	Branch if Less than or Equal to Zero		

Table 4-1. Instruction Set (Continued)

Instruction	Description	
BLO	Branch on Lower	
BLS	Branch on Lower or Same	
BLT	Branch on Less than Zero	
ВМІ	Branch on Minus	
BNE	Branch Not Equal	
BPL	Branch on Plus	
BRA	Branch Always	
BRN	Branch Never	
BSR	Branch to Subroutine	
BVC	Branch on Overflow Clear	
BVS	Branch on Overflow Set	
CLR	Clear	
CMP	Compare Memory from a Register	
COM	Complement	
CWAI	Clear CC bits and Wait for Interrupt	
DAA	Decimal Addition Adjust	
DEC	Decrement	
EOR	Exclusive OR	
EXG	Exchange Registers	
INC	Increment	
JMP	Jump	
JSR	Jump to Subroutine	
LD	Load Register from Memory	
LEA	Load Effective Address	
LSL	Logical Shift Left	
LSR	Logical Shift Right	
MUL	Multiply	
NEG	Negate	
NOP	No Operation	
OR	Inclusive OR Memory into Register	
PSH	Push Registers	
PUL	Pull Registers	
ROL	Rotate Left	
ROR	Rotate Right	
RTI	Return from Interrupt	
RTS	Return from Subroutine	
SBC	Subtract with Borrow	
SEX	Sign Extend	
ST	Store Register into Memory	
SUB	Subtract Memory from Register	
SWI	Software Interrupt	
SYNC	Synchronize to External Event	
TFR	Transfer Register to Register	
TST	Test	

The instruction set can be functionally divided into five categories. They are:

8-Bit Accumulator and Memory Instructions

16-Bit Accumulator and Memory Instructions

Index Register/Stack Pointer Instructions

**Branch Instructions** 

Miscellaneous Instructions

Tables 4-2 through 4-6 are listings of the M6809 instructions and their variations grouped into the five categories listed.

Table 4-2. 8-Bit Accumulator and Memory Instructions

Instruction	Description
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
СМРА, СМРВ	Compare memory from accumulator
COM, COMA, COMB	Complement accumulator or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2=A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply (A×B→D)
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memroy
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

NOTE: A, B, CC, or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 4-3. 16-Bit Accumulator and Memory Instructions

Instruction	Description
ADDD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D, R	Exchange D with X, Y, S, U, or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S, U, or PC
TFR R, D	Transfer X, Y, S, U, or PC to D

NOTE: D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 4-4. Index/Stack Pointer Instructions

Instruction	Description	
CMPS, CMPU	Compare memory from stack pointer	
CMPX, CMPY	Compare memory from index register	
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC	
LEAS, LEAU	Load effective address into stack pointer	
LEAX, LEAY	Load effective address into index register	
LDS, LDU	Load stack pointer from memory	
LDX, LDY	Load index register from memory	
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack	
PSHU	Push A, B, CC, DP, D, X, Y, X, or PC onto user stack	
PULS	Pull A, B, CC, DP, D, X, Y, U, or PC from hardware stack	
PULU	Pull A, B, CC, DP, D, X, Y, S, or PG from hardware stack	
STS, STU	Store stack pointer to memory	
STX, STY	Store index register to memory	
TFR R1, R2	Transfer D, X, Y, S, U, or PC to D, X, Y, S, U, or PC	
ABX	Add B accumulator to X (unsigned)	

Table 4-5. Branch Instructions

Instruction	Description	
SIMPLE BRANCHES		
BEQ, LBEQ	Branch if equal	
BNE, LBNE	Branch if not equal	
BMI, LBMI	Branch if minus	
BPL, LBPL	Branch if plus	
BCS, LBCS	Branch if carry set	
BCC, LBCC	Branch if carry clear	
BVS, LBVS	Branch if overflow set	
BVC, LBVC	Branch if overflow clear	
SIGNED BRANCHES		
BGT, LBGT	Branch if greater (signed)	
BVS, LBVS	Branch if invalid twos complement result	
BGE, LBGE	Branch if greater than or equal (signed)	
BEQ, LBEQ	Branch if equal	
BNE, LBNE	Branch if not equal	
BLE, LBLE	Branch if less than or equal (signed)	
BVC, LBVC	Branch if valid twos complement result	
BLT, LBLT	Branch if less than (signed)	
	UNSIGNED BRANCHES	
BHI, LBHI	Branch if higher (unsigned)	
BCC, LBCC	Branch if higher or same (unsigned)	
BHS, LBHS	Branch if higher or same (unsigned)	
BEQ, LBEQ	Branch if equal	
BNE, LBNE	Branch if not equal	
BLS, LBLS	Branch if lower or same (unsigned)	
BCS, LBCS	Branch if lower (unsigned)	
BLO, LBLO Branch if lower (unsigned)		
OTHER BRANCHES		
BSR, LBSR	Branch to subroutine	
BRA, LBRA	Branch always	
BRN, LBRN	Branch never	

Table 4-6. Miscellaneous Instructions

Instruction	Description	
ANDCC	AND condition code register	
CWAI	AND condition code register, then wait for interrupt	
NOP	No operation	
ORCC	OR condition code register	
JMP	Jump	
JSR	Jump to subroutine	
RTI	Return from interrupt	
RTS	Return from subroutine	
SWI, SWI2, SWI3	Software interrupt (absolute indirect)	
SYNC	Synchronize with interrupt line	

# APPENDIX A INSTRUCTION SET DETAILS

### **A.1 INTRODUCTION**

This appendix contains detailed information about each instruction in the MC6809 instruction set. They are arranged in an alphabetical order with the mnemonic heading set in larger type for easy reference.

### **A.2 NOTATION**

In the operation description for each instruction, symbols are used to indicate the operation. Table A-1 lists these symbols and their meanings. Abbreviations for the various registers, bits, and bytes are also used. Table A-2 lists these abbreviations and their meanings.

Table A-1. Operation Notation

Symbol	Meaning
<b>←</b>	Is transferred to
Λ	Boolean AND
V	Boolean OR
•	Boolean exclusive OR
(Overline)	Boolean NOT
:	Concatenation
+	Arithmetic plus
_	Arithmetic minus
X	Arithmetic multiply

Table A-2. Register Notation

Abbreviation	Meaning
ACCA or A	Accumulator A
ACCB or B	Accumulator B
ACCA:ACCB or D	Double accumulator D
ACCX	Either accumulator A or B
CCR or CC	Condition code register
DPR or DP	Direct page register
EA	Effective address
IFF	If and only if
IX or X	Index register X
IY or Y	Index register Y
LSN	Least significant nibble
M	Memory location
MI	Memory immediate
MSN	Most significant nibble
PC	Program counter
R	A register before the operation
R'	A register after the operation
TEMP	Temporary storage location
xxH	Most significant byte of any 16-bit register
xxL	Least significant byte of any 16-bit register
Sp or S	Hardware Stack pointer
Us or U	User Stack pointer
P	A memory argument with Immediate, Direct, Extended, and Indexed addressing modes
Q	A read-modify-write argument with Direct, Indexed, and Extended addressing modes
( )	The data pointed to by the enclosed (16-bit address)
dd	8-bit branch offset
DDDD	16-bit branch offset
#	Immediate value follows
\$	Hexadecimal value follows
[]	Indirection
•	Indicates indexed addressing

**ABX** 

Add Accumulator B into Index Register X

**ABX** 

Source Form:

ABX

Operation:

IX'-IX+ACCB

Condition Codes: Not affected.

Description:

Add the 8-bit unsigned value in accumulator B into index register X.

Addressing Mode: Inherent

**ADC** 

### Add with Carry into Register

**ADC** 

Source Forms: ADCA P; ADCB P

Operation:  $R' \leftarrow R + M + C$ 

Condition Codes: H — Set if a half-carry is generated; cleared otherwise.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Set if an overflow is generated; cleared otherwise.

C — Set if a carry is generated; cleared otherwise.

Description: Adds the contents of the C (carry) bit and the memory byte into an

8-bit accumulator.

Addressing Modes: Immediate

ADD (8-Bit)

**Add Memory into Register** 

ADD (8-Bit)

Source Forms: ADDA P; ADDB P

Operation:  $R' \leftarrow R + M$ 

**Condition Codes:** H — Set if a half-carry is generated; cleared otherwise.

N — Set if the result is negative; cleared otherwise.

Z — Set if the result is zero; cleared otherwise.

V — Set if an overflow is generated; cleared otherwise.

C — Set if a carry is generated; cleared otherwise.

**Description:** Adds the memory byte into an 8-bit accumulator.

Addressing Modes: Immediate

# ADD (16-Bit) Add Memory into Register ADD (16-Bit)

Source Forms: ADDD P

Operation:  $R' \leftarrow R + M:M+1$ 

**Condition Codes:** H — Not affected.

N — Set if the result is negative; cleared otherwise.

Z — Set if the result is zero; cleared otherwise.

V — Set if an overflow is generated; cleared otherwise.
C — Set if a carry is generated; cleared otherwise.

**Description:** Adds the 16-bit memory value into the 16-bit accumulator

Addressing Modes: Immediate

AND Logical AND Memory into Register AND

Source Forms: ANDA P; ANDB P

Operation:  $R' \leftarrow R \wedge M$ 

Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Always cleared.

V — Always clearedC — Not affected.

Description: Performs the logical AND operation between the contents of an ac-

cumulator and the contents of memory location M and the result is

stored in the accumulator.

Addressing Modes: Immediate

# AND Logical AND Immediate Memory into Condition Code Register AND

Source Form: ANDCC #xx

Operation:  $R' \leftarrow R \land MI$ 

**Condition Codes:** Affected according to the operation.

**Description:** Performs a logical AND between the condition code register and the

immediate byte specified in the instruction and places the result in

the condition code register.

Addressing Mode: Immediate

**ASL** 

## **Arithmetic Shift Left**

**ASL** 

Source Forms:

ASL Q; ASLA; ASLB

Operation:

C ← \_\_\_\_\_\_ ← 0

**Condition Codes:** 

H - Undefined

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V - Loaded with the result of the exclusive OR of bits six and

seven of the original operand.

C — Loaded with bit seven of the original operand.

**Description:** 

Shifts all bits of the operand one place to the left. Bit zero is loaded

with a zero. Bit seven is shifted into the C (carry) bit.

Addressing Modes: Inherent


**ASR** 

# **Arithmetic Shift Right**

**ASR** 

Source Forms: ASR Q; ASRA; ASRB

Operation:



Condition Codes: H — Undefined.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Not affected.

C - Loaded with bit zero of the original operand.

**Description:** Shifts all bits of the operand one place to the right. Bit seven is held

constant. Bit zero is shifted into the C (carry) bit.

Addressing Modes: Inherent

BCC Branch on Carry Clear BCC

Source Forms: BCC dd; LBCC DDDD

Operation: TEMP←MI

IFF C = 0 then PC' -- PC + TEMP

**Condition Codes:** Not affected.

**Description:** Tests the state of the C (carry) bit and causes a branch if it is clear.

Addressing Mode: Relative

Comments: Equivalent to BHS dd; LBHS DDDD

BCS
Branch on Carry Set
BCS

Source Forms: BCS dd; LBCS DDDD

Operation: TEMP←MI

IFF C = 1 then PC' ← PC + TEMP

Condition Codes: Not affected.

**Description:** Tests the state of the C (carry) bit and causes a branch if it is set.

Addressing Mode: Relative

Comments: Equivalent to BLO dd; LBLO DDDD

BEQ Branch on Equal BEQ

Source Forms: BEQ dd; LBEQ DDDD

Operation: TEMP←MI

IFF Z=1 then PC'←PC+TEMP

Condition Codes: Not affected.

**Description:** Tests the state of the Z (zero) bit and causes a branch if it is set.

When used after a subtract or compare operation, this instruction will branch if the compared values, signed or unsigned, were exactly

the same.

BGE

Branch on Greater than or Equal to Zero

BGE

**Source Forms:** 

BGE dd; LBGE DDDD

Operation:

TEMP ← MI

IFF  $[N \oplus V] = 0$  then  $PC' \leftarrow PC + TEMP$ 

**Condition Codes:** 

Not affected.

Description:

Causes a branch if the N (negative) bit and the V (overflow) bit are either both set or both clear. That is, branch if the sign of a valid twos complement result is, or would be, positive. When used after a subtract or compare operation on twos complement values, this instruction will branch if the register was greater than or equal to the

memory operand.

# BGT Branch on Greater BGT

Source Forms: BGT dd; LBGT DDDD

Operation: TEMP←MI

IFF  $Z \land [N \oplus V] = 0$  then  $PC' \leftarrow PC + TEMP$ 

Condition Codes: Not affected.

**Description:** Causes a branch if the N (negative) bit and V (overflow) bit are either

both set or both clear and the Z (zero) bit is clear. In other words, branch if the sign of a valid twos complement result is, or would be, positive and not zero. When used after a subtract or compare operation on twos complement values, this instruction will branch if the

register was greater than the memory operand.

BHI Branch if Higher BHI

Source Forms: BHI dd; LBHI DDDD

Operation: TEMP  $\leftarrow$  MI IFF [C v Z] = 0 then PC'  $\leftarrow$  PC + TEMP

Condition Codes: Not affected.

**Description:** Causes a branch if the previous operation caused neither a carry nor

a zero result. When used after a subtract or compare operation on unsigned binary values, this instruction will branch if the register

was higher than the memory operand.

**Addressing Mode:** Relative

Comments: Generally not useful after INC/DEC, LD/TST, and TST/CLR/COM in-

structions.

BHS Branch if Higher or Same BHS

Source Forms: BHS dd; LBHS DDDD

Operation: TEMP←MI

IFF C = 0 then PC' ← PC + MI

Condition Codes: Not affected.

**Description:** Tests the state of the C (carry) bit and causes a branch if it is clear.

When used after a subtract or compare on unsigned binary values, this instruction will branch if the register was higher than or the

same as the memory operand.

Addressing Mode: Relative

Comments: This is a duplicate assembly-language mnemonic for the single

machine instruction BCC. Generally not useful after INC/DEC,

LD/ST, and TST/CLR/COM instructions.

BIT Bit Test BIT

Source Form:

Bit P

Operation:

TEMP←R ∧ M

**Condition Codes:** 

H - Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Always cleared.C — Not affected.

**Description:** 

Performs the logical AND of the contents of accumulator A or B and the contents of memory location M and modifies the condition codes accordingly. The contents of accumulator A or B and memory

location M are not affected.

Addressing Modes: Immediate

BLE

Branch on Less than or Equal to Zero

**BLE** 

**Source Forms:** 

BLE dd; LBLE DDDD

Operation:

TEMP-MI

IFF  $Z v [N \oplus V] = 1$  then  $PC' \leftarrow PC + TEMP$ 

**Condition Codes:** 

Not affected.

**Description:** 

Causes a branch if the exclusive OR of the N (negative) and V (overflow) bits is 1 or if the Z (zero) bit is set. That is, branch if the sign of a valid twos complement result is, or would be, negative. When used after a subtract or compare operation on twos complement values, this instruction will branch if the register was less than

or equal to the memory operand.

BLO Branch on Lower BLO

Source Forms: BLO dd; LBLO DDDD

Operation: TEMP←MI

IFF C = 1 then PC' ← PC + TEMP

Condition Codes: Not affected.

**Description:** Tests the state of the C (carry) bit and causes a branch if it is set.

When used after a subtract or compare on unsigned binary values, this Instruction will branch if the register was lower than the

memory operand.

**Addressing Mode:** Relative

Comments: This is a duplicate assembly-language mnemonic for the single

machine instruction BCS. Generally not useful after INC/DEC,

LD/ST, and TST/CLR/COM instructions.

BLS Branch on Lower or Same BLS

Source Forms: BLS dd; LBLS DDDD

Operation: TEMP←MI

IFF  $(C \vee Z) = 1$  then  $PC' \leftarrow PC + TEMP$ 

**Condition Codes:** Not affected.

**Description:** Causes a branch if the previous operation caused either a carry or a

zero result. When used after a subtract or compare operation on unsigned binary values, this instruction will branch if the register was

lower than or the same as the memory operand.

**Addressing Mode:** Relative

Comments: Generally not useful after INC/DEC, LD/ST, and TST/CLR/COM in-

structions.

**BLT** 

### Branch on Less than Zero

**BLT** 

Source Forms:

BLT dd; LBLT DDDD

Operation:

TEMP-MI

IFF  $[N \oplus V] = 1$  then  $PC' \leftarrow PC + TEMP$ 

**Condition Codes:** 

Not affected.

**Description:** 

Causes a branch if either, but not both, of the N (negative) or V (overflow) bits is set. That is, branch if the sign of a valid twos complement result is, or would be, negative. When used after a subtract or compare operation on twos complement binary values, this instruction will branch if the register was less than the memory

operand.

BMI Branch on Minus BMI

Source Forms: BMI dd; LBMI DDDD

Operation: TEMP←M!

IFF N = 1 then PC' ← PC + TEMP

Condition Codes: Not affected.

**Description:** Tests the state of the N (negative) bit and causes a branch if set.

That is, branch if the sign of the twos complement result is negative.

Addressing Mode: Relative

Comments: When used after an operation on signed binary values, this instruc-

tion will branch if the result is minus. It is generally preferred to use

the LBLT instruction after signed operations.

BNE Branch Not Equal BNE

Source Forms: BNE dd; LBNE DDDD

Operation: TEMP ← MI

IFF Z=0 then PC' ← PC + TEMP

**Condition Codes:** Not affected.

**Description:** Tests the state of the Z (zero) bit and causes a branch if it is clear.

When used after a subtract or compare operation on any binary values, this instruction will branch if the register is, or would be, not

equal to the memory operand.

BPL Branch on Plus BPL

Source Forms: BPL dd; LBPL DDDD

Operation: TEMP←MI

IFF N = 0 then PC' ← PC + TEMP

**Condition Codes:** Not affected.

**Description:** Tests the state of the N (negative) bit and causes a branch if it is

clear. That is, branch if the sign of the twos complement result is

positive.

**Addressing Mode:** Relative

Comments: When used after an operation on signed binary values, this instruc-

tion will branch if the result (possibly invalid) is positive. It is generally preferred to use the BGE instruction after signed operations.

# BRA Branch Always BRA

Source Forms: BRA dd; LBRA DDDD

Operation: TEMP — MI

PC'←PC+TEMP

Condition Codes: Not affected.

**Description:** Causes an unconditional branch.

Addressing Mode: Relative

BRN Branch Never BRN

Source Forms: BRN dd; LBRN DDDD

Operation: TEMP←MI

**Condition Codes:** Not affected.

**Description:** Does not cause a branch. This instruction is essentially a no opera-

tion, but has a bit pattern logically related to branch always.

**Addressing Mode: Relative** 

BSR Branch to Subroutine BSR

Source Forms: BSR dd; LBSR DDDD

Operation: TEMP←MI

 $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCL$  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCH$ 

PC'-PC+TEMP

Condition Codes: Not affected.

**Description:** The program counter is pushed onto the stack. The program counter

is then loaded with the sum of the program counter and the offset.

Addressing Mode: Relative

Comments: A return from subroutine (RTS) instruction is used to reverse this pro-

cess and must be the last instruction executed in a subroutine.

BVC Branch on Overflow Clear BVC

Source Forms: BVC dd; LBVC DDDD

Operation: TEMP - MI

IFF V = 0 then PC' ← PC + TEMP

Condition Codes: Not affected.

**Description:** Tests the state of the V (overflow) bit and causes a branch if it is

clear. That is, branch if the twos complement result was valid. When used after an operation on twos complement binary values, this in-

struction will branch if there was no overflow.

Addressing Mode: Relative

**BVS** 

**Branch on Overflow Set** 

**BVS** 

Source Forms:

BVS dd; LBVS DDDD

Operation:

TEMP -- MI

IFF V = 1 then PC'←PC+TEMP

**Condition Codes:** 

Not affected.

**Description:** 

Tests the state of the V (overflow) bit and causes a branch if it is set. That is, branch if the twos complement result was invalid. When used after an operation on twos complement binary values, this in-

struction will branch if there was an overflow.

**Addressing Mode: Relative** 

CLR Clear CLR

Source Form: CLR Q

Operation: TEMP←M

M ← 0016

Condition Codes: H — Not affected.

N — Always cleared.Z — Always set.V — Always cleared.C — Always cleared.

**Description:** Accumulator A or B or memory location M is loaded with 00000000.

Note that the EA is read during this operation.

**Addressing Modes: Inherent** 

# CMP (8-Bit) Compare Memory from Register CMP (8-Bit)

Source Forms: CMPA P; CMPB P

Operation: TEMP←R-M

Condition Codes: H — Undefined.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Set if an overflow is generated; cleared otherwise.
C — Set if a borrow is generated; cleared otherwise.

**Description:** Compares the contents of memory location to the contents of the

specified register and sets the appropriate condition codes. Neither memory location M nor the specified register is modified. The carry flag represents a borrow and is set to the inverse of the resulting

binary carry.

Addressing Modes: Immediate

# CMP (16-Bit) Compare Memory from Register CMP (16-Bit)

Source Forms: CMPD P; CMPX P; CMPY P; CMPU P; CMPS P

Operation:  $TEMP \leftarrow R - M:M+1$ 

Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Set if an overflow is generated; cleared otherwise.
C — Set if a borrow is generated; cleared otherwise.

**Description:** Compares the 16-bit contents of the concatenated memory locations

M:M+1 to the contents of the specified register and sets the appropriate condition codes. Neither the memory locations nor the specified register is modified unless autoincrement or autodecrement are used. The carry flag represents a borrow and is set to the

inverse of the resulting binary carry.

Addressing Modes: Immediate

COM Complement COM

Source Forms: COM Q; COMA; COMB

Operation:  $M' \leftarrow O + \overline{M}$ 

Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.

Z — Set if the result is zero; cleared otherwise.

V — Always cleared.C — Always set.

**Description:** Replaces the contents of memory location M or accumulator A or B

with its logical complement. When operating on unsigned values, only BEQ and BNE branches can be expected to behave properly following a COM instruction. When operating on twos complement

values, all signed branches are available.

Addressing Modes: Inherent

**CWAI** 

Clear CC bits and Wait for Interrupt

**CWAI** 

Source Form:

CWAI #\$XX

E F H I N Z V C

Operation:

CCR ← CCR ∧ MI (Possibly clear masks)

Set E (entire state saved)  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IYL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IYH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow DPR$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCA$  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCR$ 

Condition Codes:

Affected according to the operation.

**Description:** 

This instruction ANDs an immediate byte with the condition code register which may clear the interrupt mask bits I and F, stacks the entire machine state on the hardware stack and then looks for an interrupt. When a non-masked interrupt occurs, no further machine state information need be saved before vectoring to the interrupt handling routine. This instruction replaced the MC6800 CLI WAI sequence, but does not place the buses in a high-impedance state. A FIRQ (fast interrupt request) may enter its interrupt handler with its entire machine state saved. The RTI (return from interrupt) instruction will automatically return the entire machine state after testing the E (entire) bit of the recovered condition code register.

Addressing Mode: Immediate

**Comments:** The following immediate values will have the following results:

FF = enable neither EF = enable IRQ BF = enable FIRQ AF = enable both DAA

### **Decimal Addition Adjust**

DAA

Source Form:

DAA

Operation:

ACCA' ← ACCA + CF (MSN):CF(LSN)

where CF is a Correction Factor, as follows: the CF for each nibble

(BCD) digit is determined separately, and is either 6 or 0.

Least Significant Nibble CF(LSN) = 6 IFF 1) C = 1 or 2) LSN>9

Most Significant Nibble CF(MSN) = 6 IFF 1) C = 1

or 2) MSN>9

or 3) MSN>8 and LSN>9

Condition Codes:

H - Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Undefined.

C — Set if a carry is generated or if the carry bit was set before the

operation; cleared otherwise.

**Description:** 

The sequence of a single-byte add instruction on accumulator A (either ADDA or ADCA) and a following decimal addition adjust instruction results in a BCD addition with an appropriate carry bit. Both values to be added must be in proper BCD form (each nibble such that:  $0 \le \text{nibble} \le 9$ ). Multiple-precision addition must add the carry generated by this decimal addition adjust into the next higher digit during the add operation (ADCA) immediately prior to the next

decimal addition adjust.

Addressing Mode: Inherent

# DEC Decrement DEC

Source Forms:

DEC Q; DECA; DECB

Operation:

 $M' \leftarrow M - 1$ 

**Condition Codes:** 

H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Set if the original operand was 10000000; cleared otherwise.

C — Not affected.

**Description:** 

Subtract one from the operand. The carry bit is not affected, thus allowing this instruction to be used as a loop counter in multiple-precision computations. When operating on unsigned values, only BEQ and BNE branches can be expected to behave consistently. When operating on twos complement values, all signed branches

are available.

**Addressing Modes:** Inherent

**EOR EOR Exclusive OR** 

EORA P; EORB P Source Forms:

Operation:  $R' \leftarrow R \oplus M$ 

**Condition Codes:** H — Not affected.

 ${\sf N}\,$  — Set if the result is negative; cleared otherwise.

Z — Set if the result is zero; cleared otherwise.

V — Always cleared. C — Not affected.

**Description:** The contents of memory location M is exclusive ORed into an 8-bit

register.

Addressing Modes: Immediate

EXG Exchange Registers EXG

Source Form: EXG R1,R2

Operation: R1 - R2

Condition Codes: Not affected (unless one of the registers is the condition code

register).

**Description:** Exchanges data between two designated registers. Bits 3-0 of the

postbyte define one register, while bits 7-4 define the other, as

follows:

0000 = A:B1000 = A0001 = X1001 = B0010 = Y1010 = CCR0011 = US1011 = DPR 0100 = SP1100 = Undefined 0101 = PC1101 = Undefined0110 = Undefined1110 = Undefined 0111 = Undefined 1111 = Undefined

Only like size registers may be exchanged. (8-bit with 8-bit or 16-bit

with 16-bit.)

Addressing Mode: Immediate

# INC Increment INC

Source Forms: INC Q; INCA; INCB

Operation:  $M' \leftarrow M + 1$ 

Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Set if the original operand was 01111111; cleared otherwise.

C — Not affected.

**Description:** Adds to the operand. The carry bit is not affected, thus allowing this

instruction to be used as a loop counter in multiple-precision computations. When operating on unsigned values, only the BEQ and BNE branches can be expected to behave consistently. When operating on twos complement values, all signed branches are cor-

rectly available.

Addressing Modes: Inherent

**JMP JMP** Jump

Source Form:

JMP EA

Operation:

PC'←EA

Condition Codes: Not affected.

**Description:** 

Program control is transferred to the effective address.

**Addressing Modes:** Extended Direct

Indexed

**JSR** 

## Jump to Subroutine

**JSR** 

Source Form:

**JSR EA** 

Operation:

SP' ← SP – 1, (SP) ← PCL

 $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCH$ 

PC'←EA

**Condition Codes:** 

Not affected.

**Description:** 

Program control is transferred to the effective address after storing

the return address on the hardware stack. A RTS instruction should

be the last executed instruction of the subroutine.

Addressing Modes: Extended

Direct Indexed LD (8-Bit) Load Register from Memory LD (8-Bit)

Source Forms: LDA P; LDB P

Operation:  $R' \leftarrow M$ 

**Condition Codes:** H — Not affected.

N — Set if the loaded data is negative; cleared otherwise.
Z — Set if the loaded data is zero; cleared otherwise.

V — Always cleared.C — Not affected.

Description: Loads the contents of memory location M into the designated

register.

Addressing Modes: Immediate

**LD** (16-Bit)

Load Register from Memory

**LD (16-Bit)** 

**Source Forms:** 

LDD P; LDX P: LDY P; LDS P; LDU P

Operation:

 $R' \leftarrow M:M+1$ 

**Condition Codes:** 

H — Not affected.

N — Set if the loaded data is negative; cleared otheriwse.
Z — Set if the loaded data is zero; cleared otherwise.

V — Always cleared.C — Not affected.

**Description:** 

Load the contents of the memory location M:M+1 into the

designated 16-bit register.

Addressing Modes: Immediate

## LEA

#### **Load Effective Address**

**LEA** 

Source Forms: LEAX, LEAY, LEAS, LEAU

Operation: R'←EA

Condition Codes: H — Not affected.

N - Not affected.

Z — LEAX, LEAY: Set if the result is zero; cleared otherwise.

LEAS, LEAU: Not affected.

V — Not affected.C — Not affected.

**Description:** Calculates the effective address from the indexed addressing mode

and places the address in an indexable register.

LEAX and LEAY affect the Z (zero) bit to allow use of these registers

as counters and for MC6800 INX/DEX compatibility.

LEAU and LEAS do not affect the Z bit to allow cleaning up the stack

while returning the Z bit as a parameter to a calling routine, and also

for MC6800 INS/DES compatibility.

Addressing Mode: Indexed

Comments: Due to the order in which effective addresses are calculated inter-

nally, the LEAX, X + + and LEAX, X + do not add 2 and 1 (respectively) to the X register; but instead leave the X register unchanged. This also applies to the Y, U, and S registers. For the expected results,

use the faster instruction LEAX 2, X and LEAX 1, X.

Some examples of LEA instruction uses are given in the following

table.

Instruction		Operation	Comment
LEAX	10, X	X + 10 - X	Adds 5-bit constant 10 to X
LEAX	500, X	X + 500 - X	Adds 16-bit constant 500 to X
LEAY	A, Y	Y + A - Y	Adds 8-bit accumulator to Y
<b>LEAY</b>	D, Y	Y + D - Y	Adds 16-bit D accumulator to Y
LEAU	- 10, U	U – 10 – U	Subtracts 10 from U
<b>LEAS</b>	- 10, S	- S − 10 − S	Used to reserve area on stack
<b>LEAS</b>	10, S	S + 10 - S	Used to 'clean up' stack
LEAX	5, S	S+5-X	Transfers as well as adds

LSL

### **Logical Shift Left**

LSL

Source Forms:

LSL Q; LSLA; LSLB

Operation:

C - D - 0

**Condition Codes:** 

H — Undefined.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V - Loaded with the result of the exclusive OR of bits six and

seven of the original operand.

C — Loaded with bit seven of the original operand.

**Description:** 

Shifts all bits of accumulator A or B or memory location M one place to the left. Bit zero is loaded with a zero. Bit seven of accumulator A

or B or memory location M is shifted into the C (carry) bit.

**Addressing Modes:** Inherent

Extended Direct Indexed

**Comments:** 

This is a duplicate assembly-language mnemonic for the single machine instruction ASL.

LSR Logical Shift Right LSR

Source Forms: LSR Q; LSRA; LSRB

b7 b0

**Condition Codes:** H — Not affected.

N — Always cleared.

Z — Set if the result is zero; cleared otherwise.

V — Not affected.

C — Loaded with bit zero of the original operand.

**Description:** Performs a logical shift right on the operand. Shifts a zero into bit

seven and bit zero into the C (carry) bit.

**Addressing Modes:** Inherent

# MUL Multiply MUL

Source Form: MUL

**Operation:** ACCA':ACCB' ← ACCA × ACCB

**Condition Codes:** H — Not affected.

N — Not affected.

Z — Set if the result is zero; cleared otherwise.

V — Not affected.

C — Set if ACCB bit 7 of result is set; cleared otherwise.

Description: Multiply the unsigned binary numbers in the accumulators and

place the result in both accumulators (ACCA contains the mostsignificant byte of the result). Unsigned multiply allows multiple-

precision operations.

Addressing Mode: Inherent

Comments: The C (carry) bit allows rounding the most-significant byte through

the sequence: MUL, ADCA #0.

NEG Negate NEG

Source Forms: NEG Q; NEGA; NEGB

Operation:  $M' \leftarrow 0 - M$ 

Condition Codes: H — Undefined.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V — Set if the original operand was 10000000.

C — Set if a borrow is generated; cleared otherwise.

Description: Replaces the operand with its twos complement. The C (carry) bit

represents a borrow and is set to the inverse of the resulting binary carry. Note that 80<sub>16</sub> is replaced by itself and only in this case is the V (overflow) bit set. The value 00<sub>16</sub> is also replaced by itself, and only

in this case is the C (carry) bit cleared.

Addressing Modes: Inherent

Extended Direct

NOP **NOP** No Operation

NOP Source Form:

Operation: Not affected.

This instruction causes only the program counter to be incremented. No other registers or memory locations are affected. **Condition Codes:** 

Addressing Mode: Inherent

OR

## **Inclusive OR Memory into Register**

OR

Source Forms:

ORA P; ORB P

Operation:

 $R' \leftarrow R \vee M$ 

**Condition Codes:** 

H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Always cleared.C — Not affected.

Description:

Performs an inclusive OR operation between the contents of accumulator A or B and the contents of memory location M and the

result is stored in accumulator A or B.

**Addressing Modes: Immediate** 

# OR

## Inclusive OR Memory Immediate into Condition Code Register

OR

Source Form:

ORCC #XX

Operation:

 $R' \leftarrow R \vee MI$ 

**Condition Codes:** 

Affected according to the operation.

Description:

Performs an inclusive OR operation between the contents of the condition code registers and the immediate value, and the result is placed in the condition code register. This instruction may be used to set interrupt masks (disable interrupts) or any other bit(s).

Addressing Mode: Immediate

**PSHS** 

## Push Registers on the Hardware Stack

**PSHS** 

Source Form:

**PSHS** register list **PSHS #LABEL** Postbyte:

**b**7 b6 b4 b3 b2 **b**5 **b1** PC U X DP B CC Α push order----→

Operation:

IFF b7 of postbyte set, then:  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCL$ 

 $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCH$ 

IFF b6 of postbyte set, then: SP'←SP-1, (SP)←USL

 $SP' \leftarrow SP - 1$ .  $(SP) \leftarrow USH$ 

IFF b5 of postbyte set, then:  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IYL$ 

 $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IYH$ 

IFF b4 of postbyte set, then: SP'←SP-1, (SP)←IXL

 $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXH$ 

IFF b3 of postbyte set, then: SP'←SP-1, (SP)←DPR IFF b2 of postbyte set, then: SP' ← SP - 1, (SP) ← ACCB IFF b1 of postbyte set, then:  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCA$ IFF b0 of postbyte set, then: SP'←SP-1, (SP)←CCR

**Condition Codes:** 

Not affected.

Description:

All, some, or none of the processor registers are pushed onto the hardware stack (with the exception of the hardware stack pointer

itself).

Addressing Mode: Immediate

Comments:

A single register may be placed on the stack with the condition codes set by doing an autodecrement store onto the stack (example:

STX, --S).

## **PSHU**

### Push Registers on the User Stack

**PSHU** 

Source Form:

PSHU register list **PSHU #LABEL** 

Postbyte:

**b**7 b6 b5 b1 **b4** b3 b2 b0 PC U X DP B Α CC

push order---->

Operation:

IFF b7 of postbyte set, then:  $US' \leftarrow US - 1$ ,  $(US) \leftarrow PCL$ 

US' ← US - 1, (US) ← PCH

IFF b6 of postbyte set, then: US' ← US – 1, (US) ← SPL

 $US' \leftarrow US - 1$ ,  $(US) \leftarrow SPH$ 

IFF b5 of postbyte set, then: US' ← US - 1, (US) ← IYL

US' ← US - 1, (US) ← IYH

IFF b4 of postbyte set, then:  $US' \leftarrow US - 1$ ,  $(US) \leftarrow IXL$ 

US' ← US – 1, (US) ← IXH

IFF b3 of postbyte set, then: US'←US-1, (US)←DPR IFF b2 of postbyte set, then: US' ← US – 1, (US) ← ACCB IFF b1 of postbyte set, then: US' ← US – 1, (US) ← ACCA

IFF b0 of postbyte set, then: US' ← US – 1, (US) ← CCR

**Condition Codes:** 

Not affected.

**Description:** 

All, some, or none of the processor registers are pushed onto the

user stack (with the exception of the user stack pointer itself).

Addressing Mode: Immediate

Comments:

A single register may be placed on the stack with the condition

codes set by doing an autodecrement store onto the stack (example:

STX, - - U).

**PULS** 

## **Pull Registers from the Hardware Stack**

**PULS** 

Source Form: PULS register list

PULS #LABEL Postbyte:

b7 b6 b5 b4 b3 b2 b1 b0

PC U Y X DP B A CC

←-----pull order

**Operation:** IFF b0 of postbyte set, then:  $CCR' \leftarrow (SP)$ ,  $SP' \leftarrow SP + 1$ 

IFF b1 of postbyte set, then:  $ACCA' \leftarrow (SP)$ ,  $SP' \leftarrow SP + 1$ IFF b2 of postbyte set, then:  $ACCB' \leftarrow (SP)$ ,  $SP' \leftarrow SP + 1$ IFF b3 of postbyte set, then:  $DPR' \leftarrow (SP)$ ,  $SP' \leftarrow SP + 1$ IFF b4 of postbyte set, then:  $IXH' \leftarrow (SP)$ ,  $SP' \leftarrow SP + 1$  $IXL' \leftarrow (SP)$ ,  $SP' \leftarrow SP + 1$ 

IFF b5 of postbyte set, then: IYH'  $\leftarrow$  (SP), SP' $\leftarrow$ SP+1 IYL'  $\leftarrow$  (SP), SP' $\leftarrow$ SP+1

IFF b6 of postbyte set, then: USH' ←(SP), SP'←SP+1

USL'  $\leftarrow$  (SP), SP'  $\leftarrow$  SP + 1

IFF b7 of postbyte set, then: PCH'  $\leftarrow$  (SP), SP'  $\leftarrow$  SP + 1

 $PCL' \leftarrow (SP), SP' \leftarrow SP + 1$ 

Condition Codes: May be pulled from stack; not affected otherwise.

Description: All, some, or none of the processor registers are pulled from the

hardware stack (with the exception of the hardware stack pointer

itself).

Addressing Mode: Immediate

Comments: A single register may be pulled from the stack with condition codes

set by doing an autoincrement load from the stack (example:

LDX  $, \dot{S} + + )$ .

## **PULU**

### Pull Registers from the User Stack

**PULU** 

Source Form:

PULU register list PULU #LABEL

Postbyte:

b7 b6 b5 b4 b3 b2 b1 b0
PC U Y X DP B A CC

←----- pull order

Operation:

IFF b0 of postbyte set, then: CCR' ←(US), US'←US+1

IFF b1 of postbyte set, then:  $ACCA' \leftarrow (US)$ ,  $US' \leftarrow US + 1$ IFF b2 of postbyte set, then:  $ACCB' \leftarrow (US)$ ,  $US' \leftarrow US + 1$ IFF b3 of postbyte set, then:  $DPR' \leftarrow (US)$ ,  $US' \leftarrow US + 1$ 

IFF b4 of postbyte set, then: IXH' ←(US), US'←US+1

IXL' ←(US), US'←US+1

IFF b5 of postbyte set, then: IYH'  $\leftarrow$  (US), US' $\leftarrow$  US + 1 IYL'  $\leftarrow$  (US), US' $\leftarrow$  US + 1

IFF b6 of postbyte set, then: SPH' ←(US), US'←US+1

SPL' ←(US), US' ← US + 1

IFF b7 of postbyte set, then: PCH ←(US), US'←US+1

PCL'  $\leftarrow$  (US), US'  $\leftarrow$  US + 1

**Condition Codes:** 

May be pulled from stack; not affected otherwise.

**Description:** 

All, some, or none of the processor registers are pulled from the user

stack (with the exception of the user stack pointer itself).

Addressing Mode:

Immediate

Comments:

A single register may be pulled from the stack with condition codes


set by doing an autoincrement load from the stack (example:

LDX, U++).

# ROL Rotate Left ROL

Source Forms: ROL Q; ROLA; ROLB

Operation:



**Condition Codes:** H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V - Loaded with the result of the exclusive OR of bits six and

seven of the original operand.

C - Loaded with bit seven of the original operand.

**Description:** Rotates all bits of the operand one place left through the C (carry)


bit. This is a 9-bit rotation.

Addressing Mode: Inherent

# ROR Rotate Right ROR

Source Forms: ROR Q; RORA; RORB

Operation:



Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Not affected.

C — Loaded with bit zero of the previous operand.

**Description:** Rotates all bits of the operand one place right through the C (carry)

bit. This is a 9-bit rotation.

**Addressing Modes:** Inherent

# RTI

### Return from Interrupt

RTI

Source Form:

RTI

Operation:

 $CCR' \leftarrow (SP)$ ,  $SP' \leftarrow SP + 1$ , then

IFF CCR bit E is set, then:  $ACCA' \leftarrow (SP), SP' \leftarrow SP + 1$ 

 $ACCB' \leftarrow (SP), SP' \leftarrow SP + 1$ DPR'  $\leftarrow$  (SP), SP'  $\leftarrow$  SP + 1 IXH'  $\leftarrow$  (SP), SP'  $\leftarrow$  SP + 1 ←(SP), SP'←SP+1 IXL' -(SP), SP'-SP+1 IYH' ←(SP), SP'←SP+1 IYL' USH'  $\leftarrow$  (SP), SP' $\leftarrow$  SP + 1 USL'  $\leftarrow$  (SP), SP'  $\leftarrow$  SP + 1 PCH'  $\leftarrow$  (SP), SP'  $\leftarrow$  SP + 1  $PCL' \leftarrow (SP), SP' \leftarrow SP + 1$ 

IFF CCR bit E is clear, then: PCH'  $\leftarrow$  (SP), SP' $\leftarrow$  SP+1

 $PCL' \leftarrow (SP), SP' \leftarrow SP + 1$ 

**Condition Codes:** 

Recovered from the stack.

**Description:** 

The saved machine state is recovered from the hardware stack and control is returned to the interrupted program. If the recovered E (entire) bit is clear, it indicates that only a subset of the machine state was saved (return address and condition codes) and only that subset

is recovered.

Addressing Mode: Inherent

RTS Return from Subroutine RTS

Source Form: RTS

**Operation:**  $PCH' \leftarrow (SP), SP' \leftarrow SP + 1$ 

 $PCL' \leftarrow (SP), SP' \leftarrow SP + 1$ 

Condition Codes: Not affected.

**Description:** Program control is returned from the subroutine to the calling pro-

gram. The return address is pulled from the stack.

**Addressing Mode:** Inherent

SBC Subtract with Borrow SBC

Source Forms: SBCA P; SBCB P

Operation:  $R' \leftarrow R - M - C$ 

Condition Codes: H — Undefined.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Set if an overflow is generated; cleared otherwise.
C — Set if a borrow is generated; cleared otherwise.

**Description:** Subtracts the contents of memory location M and the borrow (in the

C (carry) bit) from the contents of the designated 8-bit register, and places the result in that register. The C bit represents a borrow and

is set to the inverse of the resulting binary carry.

Addressing Modes: Immediate

Extended Direct Indexed SEX

### Sign Extended

SEX

Source Form:

SEX

Operation:

If bit seven of ACCB is set then ACCA' ← FF16

else ACCA' ← 0016

Condition Codes:

H - Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Not affected.C — Not affected.

**Description:** 

This instruction transforms a twos complement 8-bit value in ac-

cumulator B into a twos complement 16-bit value in the D ac-

cumulator.

ST (8-Bit)

Store Register into Memory

ST (8-Bit)

Source Forms:

STA P; STB P

Operation:

M'←R

**Condition Codes:** 

H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Always cleared.C — Not affected.

**Description:** 

Writes the contents of an 8-bit register into a memory location.

**Addressing Modes:** Extended

Direct Indexed **ST (16-Bit)** 

Store Register into Memory

**ST (16-Bit)** 

**Source Forms:** 

STD P; STX P; STY P; STS P; STU P

Operation:

M':M + 1' ← R

**Condition Codes:** 

H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Always cleared.C — Not affected.

**Description:** 

Writes the contents of a 16-bit register into two consecutive memory

locations.

Addressing Modes: Extended

Direct Indexed SUB (8-Bit)

**Subtract Memory from Register** 

SUB (8-Bit)

Source Forms:

SUBA P; SUBB P

Operation:

 $R' \leftarrow R - M$ 

**Condition Codes:** 

H — Undefined.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Set if the overflow is generated; cleared otherwise.
C — Set if a borrow is generated; cleared otherwise.

**Description:** 

Subtracts the value in memory location M from the contents of a

designated 8-bit register. The C (carry) bit represents a borrow and is

set to the inverse of the resulting binary carry.

**Addressing Modes:** Immediate

Extended Direct Indexed

# SUB (16-Bit) Subtract Memory from Register SUB (16-Bit)

Source Forms: SUBD P

Operation:  $R' \leftarrow R - M:M+1$ 

Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Set if the overflow is generated; cleared otherwise.
C — Set if a borrow is generated; cleared otherwise.

**Description:** Subtracts the value in memory location M:M + 1 from the contents of

a designated 16-bit register. The C (carry) bit represents a borrow

and is set to the inverse of the resulting binary carry.

Addressing Modes: Immediate

Extended Direct Indexed SWI Software interrupt SWI

Source Form: SWI

Operation: Set E (entire state will be saved)

 $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IYL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow DPR$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow DPR$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCA$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCR$   $Set \ I$ , F (mask interrupts)  $PC' \leftarrow (FFFA)$ : (FFFB)

**Condition Codes:** Not affected.

**Description:** All of the processor registers are pushed onto the hardware stack

(with the exception of the hardware stack pointer itself), and control is transferred through the software interrupt vector. Both the normal

and fast interrupts are masked (disabled).

SWI2

### Software Interrupt 2

SW<sub>12</sub>

Source Form:

SWI2

Operation:

Set E (entire state saved)  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCL$  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCH$  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USL$  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USH$  $SP' \leftarrow SP - 1$ ,  $(SP(\leftarrow IYL)$  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IYH$  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXL$  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXH$  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow DPR$  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCB$  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCA$  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCR$ 

**Condition Codes:** 

Not affected.

 $PC' \leftarrow (FFF4):(FFF5)$ 

**Description:** 

All of the processor registers are pushed onto the hardware stack (with the exception of the hardware stack pointer itself), and control is transferred through the software interrupt 2 vector. This interrupt is available to the end user and must not be used in packaged software. This interrupt does not mask (disable) the normal and fast in-

terrupts.

SWI3 Software Interrupt 3 SWI3

Source Form: SWI 3

Operation: Set E (entire state will be saved)

 $SP' \leftarrow \dot{S}P - 1$ ,  $(SP) \leftarrow PCL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IYL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IYH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow DPR$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCA$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCA$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCR$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCR$  $SP' \leftarrow (FFF2)$ : (FFF3)

Condition Codes: Not affected.

**Description:** All of the processor registers are pushed onto the hardware stack

(with the exception of the hardware stack pointer itself), and control is transferred through the software interrupt 3 vector. This interrupt

does not mask (disable) the normal and fast interrupts.

## SYNC

### Synchronize to External Event

SYNC

Source Form:

SYNC

Operation:

Stop processing instructions

**Condition Codes:** 

Not affected.

**Description:** 

When a SYNC instruction is excuted, the processor enters a synchronizing state, stops processing instructions, and waits for an interrupt. When an interrupt occurs, the synchronizing state is cleared and processing continues. If the interrupt is enabled, and it lasts three cycles or more, the processor will perform the interrupt routine. If the interrupt is masked or is shorter than three cycles, the processor simply continues to the next instruction. While in the synchronizing state, the address and data buses are in the high-impedance state.

This instruction provides software synchronization with a hardware process. Consider the following example for high-speed acquisition of data:

FAST	SYNC Interrupt!		WAIT FOR DATA
	LDA	DISC	DATA FROM DISC AND CLEAR INTERRUPT
	STA	,X +	PUT IN BUFFER
	DECB		COUNT IT, DONE?
	RNE	EAST	GO AGAIN IF NOT

The synchronizing state is cleared by any interrupt. Of course, enabled interrupts at this point may destroy the data transfer and, as such, should represent only emergency conditions.

The same connection used for interrupt-driven I/O service may also be used for high-speed data transfers by setting the interrupt mask and using the SYNC instruction as the above example demonstrates.

**TFR** 

### **Transfer Register to Register**

**TFR** 

Source Form:

**TFR R1, R2** 

Operation:

 $R1 \rightarrow R2$ 

**Condition Code:** 

Not affected unless R2 is the condition code register.

**Description:** 

Transfers data between two designated registers. Bits 7-4 of the postbyte define the source register, while bits 3-0 define the destina-

tion register, as follows:

0000 = A:B1000 = A0001 = X1001 = B0010 = Y1010 = CCR 0011 = US1011 = DPR 0100 = SP1100 = Undefined 0101 = PC1101 = Undefined 1110 = Undefined 0110 = Undefined 0111 = Undefined 1111 = Undefined

Only like size registers may be transferred. (8-bit to 8-bit, or 16-bit to

16-bit.)

Addressing Mode: Immediate

Source Forms: TST Q; TSTA; TSTB

Operation:  $TEMP \leftarrow M - 0$ 

Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Always cleared.C — Not affected.

**Description:** Set the N (negative) and Z (zero) bits according to the contents of

memory location M, and clear the V (overflow) bit. The TST instruction provides only minimum information when testing unsigned values; since no unsigned value is less than zero, BLO and BLS have no utility. While BHI could be used after TST, it provides exactly the same control as BNE, which is preferred. The signed branches are

available.

Addressing Modes: Inherent

Extended Direct Indexed

Comments: The MC6800 processor clears the C (carry) bit.

**FIRQ** 

#### **Fast Interrupt Request (Hardware Interrupt)**



**Operation:** IFF F bit clear, then:  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCL$ 

SP' ← SP – 1, (SP) ← PCH

Clear E (subset state is saved)

 $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCR$ 

Set F, I (mask further interrupts)

 $PC' \leftarrow (FFF6):(FFF7)$ 

Condition Codes: Not affected.

**Description:** A FIRQ (fast interrupt request) with the F (fast interrupt request

mask) bit clear causes this interrupt sequence to occur at the end of the current instruction. The program counter and condition code register are pushed onto the hardware stack. Program control is transferred through the fast interrupt request vector. An RTI (return from interrupt) instruction returns the processor to the original task. It is possible to enter the fast interrupt request routine with the entire machine state saved if the fast interrupt request occurs after a clear and wait for interrupt instruction. A normal interrupt request has lower priority than the fast interrupt request and is prevented from interrupting the fast interrupt request routine by automatic setting of the I (interrupt request mask) bit. This mask bit could then be reset during the interrupt routine if priority was not desired. The fast interrupt request allows operations on memory, TST, INC, DEC, etc. instructions without the overhead of saving the entire machine state

on the stack.

IRQ

### **Interrupt Request (Hardware Interrupt)**



**Operation:** IFF I bit clear, then:  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCL$ 

 $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IYL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IYH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow DPR$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCA$ Set E (entire state saved)  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCR$ 

Set I (mask further IRQ interrupts)

 $PC' \leftarrow (FFF8):(FFF9)$ 

Condition Codes: Not affected.

**Description:** If the I (interrupt request mask) bit is clear, a low level on the IRQ in-

put causes this interrupt sequence to occur at the end of the current instruction. Control is returned to the interrupted program using a RTI (return from interrupt) instruction. A FIRQ (fast interrupt request) may interrupt a normal IRQ (interrupt request) routine and be

recognized anytime after the interrupt vector is taken.

# **NMI**

### Non-Maskable Interrupt (Hardware Interrupt)



Operation:  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCL$ 

 $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow PCH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow USH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IYL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXL$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow IXH$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow DPR$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow ACCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCB$   $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCB$  $SP' \leftarrow SP - 1$ ,  $(SP) \leftarrow CCB$ 

Condition Codes: Not affected.

**Description:** A negative edge on the NMI (non-maskable interrupt) input causes

all of the processor's registers (except the hardware stack pointer) to be pushed onto the hardware stack, starting at the end of the current instruction. Program control is transferred through the NMI vector. Successive negative edges on the NMI input will cause successive NMI operations. Non-maskable interrupt operation can be internally blocked by a RESET operation and any non-maskable interrupt that occurs will be latched. If this happens, the non-maskable interrupt operation will occur after the first load into the

stack pointer (LDS; TFR r,s; EXG r,s; etc.) after RESET.

**RESTART** 

Restart (Hardware Interrupt)

**RESTART** 

Operation:

CCR' ← X1X1XXXX

DPR' -- 0016

PC'←(FFFE):(FFFF)

**Condition Codes:** 

Not affected.

**Description:** 

The processor is initialized (required after power-on) to start pro-

gram execution. The starting address is fetched from the restart vec-

tor.

Addressing Mode: Extended Indirect

### APPENDIX B ASSIST09 MONITOR PROGRAM

#### **B.1 GENERAL DESCRIPTION**

The M6809 is a high-performance microprocessor which supports modern programming techniques such as position-independent, reentrancy, and modular programming. For a software monitor to take advantage of such capabilities demands a more refined and sophisticated user interface than that provided by previous monitors. ASSIST09 is a monitor which supports the advanced features that the M6809 makes possible. ASSIST09 features include the following:

- Coded in a position (address) independent manner. Will execute anywhere in the 64K address space.
- Multiple means available for installing user modifications and extensions.
- Full complement of commands for program development including breakpoint and trace.
- Sophisticated monitor calls for completely address-independent user program services.
- RAM work area is located relative to the ASSIST09 ROM, not at a fixed address as with other monitors.
- Easily adapted to real-time environments.
- Hooks for user command tables, I/O handlers, and default specifications.
- A complete user interface with services normally only seen in full disk operating systems.

The concise instruction set of the M6809 allows all of these functions and more to be contained in only 2048 bytes.

The ASSIST09 monitor is easily adapted to run under control of a real-time operating system. A special function is available which allows voluntary time-slicing, as well as forced time-slicing upon the use of several service routines by a user program.

#### **B.2 IMPLEMENTATION REQUIREMENTS**

Since ASSIST09 was coded in an address-independent manner, it will properly execute anywhere in the 64K address space of the M6809. However, an assumption must be made regarding the location of a work area needed to hold miscellaneous variables and the default stack location. This work area is called the page work area and it is addressed within ASSIST09 by use of the direct page register. It is located relative to the start of the

ASSIST09 ROM by an offset of -1900 hexadecimal. Assuming ASSIST09 resides at the top of the memory address space for direct control of the hardware interrupt vectors, the memory map would appear as shown in Figure B-1.




Figure B-1. Memory Map

If F800 is not the start of the monitor ROM the addresses would change, but the relative locations would remain the same except for the programmable timer module (PTM) and asynchronous communications interface adapter (ACIA) default addresses which are fixed.

The default console input/output handlers access an ACIA located at E008. For trace commands, a PTM with default address E000 is used to force an NMI so that single instructions may be executed. These default addresses may easily be changed using one of several methods. The console I/O handlers may also be replaced by user routines. The PTM is initialized during the MONITR service call (see Paragraph B.9 SERVICES) to fireup the monitor unless its default address has been changed to zero, in which case no PTM references will occur.

#### **B.3 INTERRUPT CONTROL**

Upon reset, a vector table is created which contains, among other things, default interrupt vector handler appendage addresses. These routines may easily be replaced by user appendages with the vector swap service described later. The default actions taken by the appendages are as follows:

RESET — Build the ASSIST09 vector table and setup monitor defaults, then invoke the monitor startup routine.

SWI — Request a service from ASSIST09.

FIRQ — An immediate RTI is done.

SWI2, SWI3, IRQ, Reserved, NMI — Force a breakpoint and enter the command processor.

The use of  $\overline{\text{IRQ}}$  is recommended as an abort function during program debugging sessions, as breakpoints and other ASSIST09 defaults are reinitialized upon  $\overline{\text{RESET}}$ . Only the primary software interrupt instruction (SWI) is used, not the SWI2 or SWI3. This avoids page fault problems which would otherwise occur with a memory management unit as the SWI2 and SWI3 instructions do not disable interrupts.

Counter number one of the PTM is used to cause an NMI interrupt for the trace and break-point commands. At RESET the control register for timer one is initialized for tracing purposes. If no tracing or breakpointing is done then the entire PTM is available to the user. Otherwise, only counters two and three are available. Although control register two must be used to initialize control register one, ASSIST09 returns control register two to the same value it has after a RESET occurs. Therefore, the only condition imposed on a user program is that if the "operate/preset" bit in control register one must be turned on, \$A7 should be stored, \$A6 should be stored if it must be turned off.

#### **B.4 INITIALIZATION**

During ASSIST09 execution, a vector table is used to address certain service routines and default values. This table is generated to provide easily changed control information for user modifications. The first byte of the ASSIST09 ROM contains the start of a subroutine which initializes the vector table along with setting up certain default values before returning to the caller.

If the ASSIST09 RESET vector receives control, it does three things:

- 1. Assigns a default stack in the work space,
- 2. Calls the aforementioned subroutine to initialize the vector table, and
- 3. Fires up the ASSIST09 monitor proper with a MONITR SWI service request.

However, a user routine can perform the same functions with a bonus. After calling the vector intitialization subroutine, it may examine or alter any of the vector table values before starting normal ASSIST09 processing. Thus, a user routine may "bootstrap" ASSIST09 and alter the default standard values.

Another method of inserting user modifications is to have a user routine reside at an extension ROM location 2K below the start of the ASSIST09 ROM. The vector table initialization routine mentioned above, looks for a "BRA\*" flag (\$20FE) at this address, and if found calls the location following the flag as a subroutine with the U register pointing to the vector table. Since this is done after vector table initialization, any or all defaults may be altered at this time. A big advantage to using this method is that the modifications are "automatic" in that upon a RESET condition the changes are made without overt action required such as the execution of a memory change command.

No special stack is used during ASSIST09 processing. This means that the stack pointer must be valid at all interruptable times and should contain enough room for the stacking of at least 21 bytes of information. The stack in use during the initial MONITR service call to start up ASSIST09 processing becomes the "official" stack. If any later stack validity checks occur, this same stack will be re-based before entering the command handler.

ASSIST09 uses a work area which is addressed at an offset from the start of the ASSIST09 ROM. The offset value is -1900 hexadecimal. This points to the base page used during monitor execution and contains the vector table as well as the start of the default stack. If the default stack is used and it exceeds 81 bytes in size, then contiguous RAM must exist below this base work page for proper extension of the stack.

#### **B5. INPUT/OUTPUT CONTROL**

Output generated by use of the ASSIST09 services may be halted by pressing any key, causing a 'FREEZE' mode to be entered. The next keyboard entry will release this condition allowing normal output to continue. Commands which generate large amounts of output may be aborted by entering CANCEL (CONTROL-X). User programs may also monitor for CANCEL along with the 'FREEZE' condition even when not performing console I/O (PAUSE service).

#### **B.6 COMMAND FORMAT**

There are three possible formats for a command:

- < Command > CR
- < Command > < Expression 1 > CR
- <Command> <Expression1> <Expression2> CR

The space character is used as the delimiter between the command and all arguments. Two special quick commands need no carriage return, "." and "!". To re-enter a command once a mistake is made, type the CANCEL (CONTROL-X) key.

Each "expression" above consists of one or more values separated by an operator. Values can be hex strings, the letters "P", "M", and "W", or the result of a function. Each hexadecimal string is converted internally to a 16-bit binary number. The letter "P" stands for the current program counter, "M" for the last memory examine/change address, and "W" for the window value. The window value is set by using the WINDOW command.

One function exists and it is the INDIRECT function. The character "@" following a value replaces that value with the 16-bit number obtained by using that value as an address.

Two operators are allowed, "+" and "-" which cause addition and subtraction. Values are operated on in a left-to-right order.

#### Examples:

480 — hexadecimal 480

W+3 — value of window plus three

P-200 — current program counter minus 200 hexadecimal

M – W — current memory pointer minus window value

100@ — value of word addressed by the two bytes at 100 hexadecimal

P+1@ — value addressed by the word located one byte up from the current program counter

#### **B.7 COMMAND LIST**

Table B-1 lists the commands available in the ASSIST09 monitor.

Table B-1. Command List

Command Name	Description	Command Entry
Breakpoint	Set, clear, display, or delete breakpoints	В
Call	Call program as subroutine	С
Display	Display memory block in hex and ASCII	D
Encode	Return indexed postbyte value	Ε
Go	Start or resume program execution	G
Load	Load memory from tape	L
Memory	Examine or alter memory	M
	Memory change or examine last referenced	1
	Memory change or examine	hex/
Null	Set new character and new line padding	N
Offset	Compute branch offsets	0
Punch	Punch memory on tape	P
Registers	Display or alter registers	R
Stlevel	Alter stack trace level value	S
Trace	Trace number of instructions	Т
	Trace one instruction	•
Verify	Verify tape to memory load	٧
Window	Set a window value	W

### **B.8 COMMANDS**

Each of the commands are explained on the following pages. They are arranged in alphabetical order by the command name used in the command list. The command name appears at each margin and in slightly larger type for easy reference.

## **BREAKPOINT**

## **BREAKPOINT**

Format: Breakpoint

Breakpoint -

Breakpoint < Address>
Breakpoint - < Address>

Operation: Set or change the breakpoint table. The first format displays all breakpoints.

The second clears the breakpoint table. The third enters an address into the table. The fourth deletes an address from the table. At reset, all breakpoints

are deleted. Only instructions in RAM may be breakpointed.

CALL

Format: Call

Call < Address>

Operation: Call and execute a user routine as a subroutine. The current program counter

will be used unless the address is specified. The user routine should eventually terminate with a "RTS" instruction. When this occurs, a breakpoint will en-

sue and the program counter will point into the monitor.

## **DISPLAY**

## **DISPLAY**

Format: Display < From>

Display < From> < Length> Display < From> < To>

Operation: Display contents of memory in hexadecimal and ASCII characters. The second argument, when entered, is taken to be a length if it is less than the first, otherwise it is the ending address. A default length of 16 decimal is assumed for the first format. The addresses are adjusted to include all bytes within the surrounding modulo 16 address byte boundary. The CANCEL (CONTROL-X) key may be entered to abort the display. Care must be exercised when the last 15 bytes of memory are to be displayed. The < Length > option should always be used in this case to assure proper termination: D FFE0 40

### Examples:

- D M 10 Display 16 bytes surrounding the last memory location examined.
- D E000 F000 Display memory from E000 to F000 hex.

## **ENCODE**

**ENCODE** 

Format: Encode < Indexed operand >

Operation: The encode command will return the indexing instruction mode postbyte value from the entered assembler-like syntax operand. This is useful when hand coding instructions. The letter "H" is used to indicate the number of hex digits needed in the expression as shown in the following examples:

E ,Y — Return zero offset to Y register postbyte.

E [HHHH,PCR] — Return two byte PCR offset using indirection.

E [,S++] — Return autoincrement S by two indirect.

E H,X — Return 5-bit offset from X.

Note that one "H" specifies a 5-bit offset, and that the result given will have zeros in the offset value position. This comand does not detect all incorrectly specified syntax or illegal indexing modes.

GO

Format: Go

Go < Address>

Operation: Execute starting from the address given. The first format will continue from

the current program counter setting. If it is a breakpoint no break will be taken. This allows continuation from a breakpoint. The second format will

breakpoint if the address specified is in the breakpoint list.

LOAD

Format: Load

Load < Offset >

Operation: Load a tape file created using the S1-S9 format. The offset option, if used, is added to the address on the tape to specify the actual load address. All offsets are positive, but wrap around memory modulo 64K. Depending on the equipment involved, after the load is complete a few spurious characters may still be sent by the input device and interpreted as command characters. If this happens, a CANCEL (CONTROL-X) should be entered to cause such characters to be ignored. If the load was not successful a "?" is displayed.

# **MEMORY**

## **MEMORY**

Format: MEMORY < Address > /

<Address>/

1

Operation: Initiate the memory examine/change function. The second format will not accept an expression for the address, only a hex string. The third format defaults to the address displayed during the last memory change/examine function. (The same value is obtained in expressions by use of the letter "M".) After activation, the following actions may be taken until a carriage return is entered:

<expr></expr>	Replaces the byte with the specified value. The value may be an expression.
SPACE	Go to next address and print the byte value.
,	(Comma) Go to next address without printing the byte value.
LF	(Line feed) Go to next address and print it along with the byte value on the next line.
^	(Circumflex or Up arrow) Go the previous address and print it along with the byte value on the next line.
1	Print the current address with the byte value on the next line.
CR	(Carriage return) Terminate the command.
' <text>'</text>	Replace succeeding bytes with ASCII characters until the second apostrophe is entered.

If a change attempt fails (i.e., the location is not valid RAM) then a question mark will appear and the next location displayed.

NULL

Format: Null < Specification >

Operation: Set the new line and character padding count values. The expression value is treated as two values. The upper two hex represent the character pad count, and the lower two the new line pad count (triggered by a carriage return). An expression of less than three hex digits will set the character pad count to zero. The values must range from zero to 7F hexadecimal (127 decimal).

Example:

N 3 — Set the character count to zero and new line count to three.

N 207 — Set character padding count to two and new line count to seven.

Settings for TI Silent 700 terminals are:

Baud	Setting
100	0
300	4
1200	317
2400	72F

## **OFFSET**

## **OFFSET**

Format: Offset <Offset addr> <To instruction>

Operation: Print the one and two byte offsets needed to perform a branch from the first expression to the instruction. Thus, offsets for branches as well as indexed mode instructions which use offsets may be obtained. If only a four byte value is printed, then a short branch count cannot be done between the two addresses.

Example:

O P+2 A000 — Compute offsets needed from the current program counter plus two to A000.

# PUNCH PUNCH

Format: Punch < From > < To >

Operation: Punch or record formatted binary object tape in S1-S9 (MIKBUG) format.

# **REGISTER**

REGISTER

Format: Register

Operation: Print the register set and prompt for a change. At each prompt the following

may be entered.

SPACE Skip to the next register prompt

<Expr> SPACE Replace with the specified value and prompt for the next

register.

< Expr> CR (carriage return) Replace with the specified value and ter-

minate the command.

CR Terminate the command.

## STLEVEL

### STLEVEL

Format: Stlevel

Stlevel < Address>

Operation: Set the stack trace level for inhibiting tracing information. As long as the stack is at or above the stack level address, the trace display will continue. However, when lower than the address it is inhibited. This allows tracing of a routine without including all subroutine and lower level calls in the trace information. Note that tracing through a ASSIST09 "SWI" service request may also temporarily supress trace output as explained in the description of the trace command. The first format sets the stack trace level to the current program stack value.

TRACE TRACE

Format: Trace < Count >

. (period)

Operation: Trace the specified number of instructions. At each trace, the opcode just executed will be shown along with the register set. The program counter in the register display points to the NEXT instruction to be executed. A CANCEL (CONTROL-X) will prematurely halt tracing. The second format (period) will cause a single trace to occur. Breakpoints have no effect during the trace. Selected portions of a trace may be disabled using the STLEVEL command. Instructions in ROM and RAM may be traced, whereas breakpoints may be done only in RAM. When tracing through a ASSIST09 service request, the trace display will be supressed starting two instructions into the monitor until shortly before control is returned to the user program. This is done to avoid an inordinate amount of displaying because ASSIST09, at times, performs a sizeable amount of processing to provide the requested services.

# VERIFY

Format: Verify

Verify < Offset>

**Operation:** Verify or compare the contents of memory to the tape file. This command has

the same format and operation as a LOAD command except the file is com-

pared to memory. If the verify fails for any reason a "?" is displayed.

# **WINDOW**

**WINDOW** 

Format: Window < Value >

Operation: Set the window to a value. This value may be referred to when entering ex-

pressions by use of the letter "W". The window may be set to any 16-bit value.

#### **B.9 SERVICES**

The following describes services provided by the ASSIST09 monitor. These services are invoked by using the "SWI" instruction followed by a one byte function code. All services are designed to allow complete address independence both in invocation and operation. Unless specified otherwise, all registers are transparent over the "SWI" call. In the following descriptions, the terms "input handler" and "output handler" are used to refer to appendage routines which may be replaced by the user. The default routines perform standard I/O through an ACIA for console operations to a terminal. The ASCII CANCEL code can be entered on most terminals by depressing the CONTROL and X keys simultaneously. A list of services is given in Table B-2.

Table B-2. Services

Service	Entry	Code	Description
Obtain input character	INCHP	0	Obtain the input character in register A from the input handler
Output a character	OUTCH	1	Send the character in the register A to the output handler
Send string	PDATA1	2	Send a string of characters to the output handler
Send new line and string	PDATA	3	Send a carriage return, line feed, and string of characters to the output handler
Convert byte to hex	OUT2HS	4	Display the byte pointed to by the X register in hex
Convert word to hex	OUT4HS	5	Display the word pointed to by the X register in hex
Output to next line	PCRLF	6	Send a carriage return and line feed to the output handler
Send space	SPACE	7	Send a blank to the output handler
Fireup ASSIST09	MONITR	8	Enter the ASSIST09 monitor
Vector swap	VCTRSW	9	Examine or exchange a vector table entry
User breakpoint	BRKPT	10	Display registers and enter the command handler
Program break and check	PAUSE	11	Stop processing and check for a freeze or cancel condition

BRKPT

**User Breakpoint** 

**BRKPT** 

Code:

10

Arguments: None

Result:

A disabled breakpoint is taken. The registers are displayed and the com-

mand handler of ASSIST09 is entered.

Description: Establishes user breakpoints. Both SWI2 and SWI3 default appendages cause a breakpoint as well, but do not set the I and F mask bits. However, since they may both be replaced by user routines the breakpoint service always ensures breakpoint availability. These user breakpoints have nothing to do with system breakpoints which are handled differently by the

ASSIST09 monitor.

Example:

BRKPT

EQU 10

INPUT CODE FOR BRKPT

SWI

REQUEST SERVICE

FCB BRKPT

**FUNCTION CODE BYTE** 

INCHP

**Obtain Input Character** 

INCHP

Code:

0

Arguments: None

Result:

Register A contains a character obtained from the input handler.

Description: Control is not returned until a valid input character is received from the input handler. The input character will have its parity bit (bit 7) stripped and forced to a zero. All NULL (\$00) and RUBOUT (\$7F) characters are ignored and not returned to the caller. The ECHO flag, which may be changed by the vector SWAP service, determines whether or not the input character is echoed to the output handler (full duplex operation). The default at reset is to echo input. When a carriage return (\$0D) is received, line feed (\$A0) is

automatically sent back to the output handler.

Example:

INCHNP

EQU 0

INCHNP

INPUT CODE FOR INCHP

SWI

PERFORM SERVICE CALL

**FCB** 

**FUNCTION FOR INCHNP** 

A REGISTER NOW CONTAINS NEXT CHARACTER

## **MONITR**

Startup ASSIST09

MONITR

Code:

8

Arguments: S→Stack to become the "official" stack

DP - Direct page default for executed user programs

A=0 Call input and output console initialization handlers and give the

"ASSIST09" startup message

A#0 Go directly to the command handler

Result:

ASSIST09 is entered and the comand handler given control

Description: The purpose for this function is to enter ASSIST09, either after a system reset, or when a user program desires to terminate. Control is not returned unless a "GO" or "CALL" command is done without altering the program counter. ASSIST09 runs on the passed stack, and if a stack error is detected during user program execution this is the stack that is rebased. The direct page register value in use remains the default for user program

execution.

The ASSIST09 restart vector routine uses this function to startup monitor processing after calling the vector build subroutine as explained in IN-ITIALIZATION.

If indicated by the A register, the input and output initialization handlers are called followed by the sending of the string "ASSIST09" to the output handler. The programmable timer (PTM) is initialized, if its address is not zero, such that register 1 can be used for causing an NMI during trace commands. The command handler is then entered to perform the command request prompt.

Example:

MONITR EQU 8 INPUT CODE FOR MONITR

LOOP

**CLRA** 

PREPARE ZERO PAGE REGISTER AND INITIALIZATION PARAMETER

TFR A.DP

LEAS STACK, PCR

SET DEFAULT PAGE VALUE SETUP DEFAULT STACK VALUE

SWI

REQUEST SERVICE

FCB

MONITR **FUNCTION CODE BYTE** 

BRA LOOP

REENTER IF FALLOUT OCCURS

OUTCH

**Output a Character** 

OUTCH

Code: 1

**Arguments:** Register A contains the byte to transmit.

**Result:** The character is sent to the output handler

The character is set as follows ONLY if a LINEFEED was the character to

transmit:

CC = 0 if normal output occurred.

CC = 1 if CANCEL was entered during output.

Description: If a FREEZE Occurs (any input character is received) then control is not

returned to the user routine until the condition is released. The FREEZE condition is checked for only when a linefeed is being sent. Padding null characters (\$00) may be sent following the outputted character depending on the current setting of the NULLS command. For DLE (Data Link Escape), character nulls are never sent. Otherwise, carriage returns (\$00) receive the new line count of nulls, all other characters the character count of nulls.

Example: OUTCH EQU 1 INPUT CODE FOR OUTCH

LDA #'0 LOAD CHARACTER "0"

SWI SEND OUT WITH MONITOR CODE

FCB OUTCH SERVICE CODE BYTE

**OUT2HS** 

**Convert Byte to Hex** 

**OUT2HS** 

Code: 4

**Arguments:** Register X points to a byte to display in hex.

Result: The byte is converted to two hex digits and sent to the output handler

followed by a blank.

Example: OUT2HS EQU 4 INPUT CODE FOR OUT2HS

LEAX DATA, PCR POINT TO 'DATA' TO DECODE

SWI REQUEST SERVICE

FCB OUT2HS SERVICE CODE BYTE

### **OUT4HS**

Convert Word to Hex

**OUT4HS** 

Code: 5

Arguments: Register X points to a word (two bytes) to display in hex.

Result: The word is converted to four hex digits and sent to the output handler

followed by a blank.

Example: OUT4HS EQU 5 INPUT CODE FOR OUT4HS

LEAX DATA, PCR LOAD 'DATA' ADDRESS TO DECODE

SWI REQUEST ASSIST09 SERVICE

FCB OUT4HS SERVICE CODE BYTE

PAUSE Program Break and Check PAUSE

Code: 11

Arguments: None

**Result:** CC = 0 For a normal return.

CC = 1 If a CANCEL was entered during the interim.

Description: The PAUSE service should be used whenever a significant amount of pro-

cessing is done by a program without any external interaction (such as console I/O). Another use of the PAUSE service is for the monitoring of FREEZE or CANCEL requests from the input handler. This allows multi-tasking operating systems to receive control and possibly re-dispatch other programs in a timeslice-like fashion. Testing for FREEZE and CANCEL conditions is performed before return. Return may be after other tasks have had a chance to execute, or after a FREEZE condition is lifted. In a one task

system, return is always immediate unless a FREEZE occurs.

**PCRLF** 

**Output to Next Line** 

**PCRLF** 

Code: 6

Arguments: None

**Result:** A carriage return and line feed are sent to the output handler.

C = 1 if normal output occurred.

C = 1 if CONTROL-X was entered during output.

Description: If a FREEZE occurs (any input character is received), then control is not

returned to the user routine until the condition is released. The string is completely sent regardless of any FREEZE or CANCEL events occurring. Padding characters may be sent as described under the OUTCH service.

Example: PCRLF EQU 6 INPUT CODE PCRLF

SWI REQUEST SERVICE FCB PCRLF SERVICE CODE BYTE

**PDATA** 

Send New Line and String

**PDATA** 

Code: 3

Arguments: Register X points to an output string terminated with an ASCII EOT (\$04).

Result: The string is sent to the output handler following a carriage return and line

feed.

CC = 0 if normal output occurred.

CC = 1 if CONTROL-X was entered during output.

Description: The output string may contain embedded carriage returns and line feeds

thus allowing several lines of data to be sent with one function call. If a FREEZE occurs (any input character is received), then control is not returned to the user routine until the condition is released. The string is completely sent regardless of any FREEZE or CANCEL events occurring. Padding

characters may be sent as described by the OUTCH function.

**PDATA** 

### Send New Line and String (Continued)

**PDATA** 

Example:

PDATA

EQU 3

INPUT CODE FOR PDATA

MSGOUT FCC

'THIS IS A MULTIPLE LINE MESSAGE.'

FCB \$0A, \$0D LINE FEED, CARRIAGE RETURN

FCC 'THIS IS THE SECOND LINE.'

FCB \$04 STRING TERMINATOR

LEAX MSGOUT, PCR LOAD MESSAGE ADDRESS

SWI

**REQUEST A SERVICE** 

FCB PDATA

SERVICE CODE BYTE

### PDATA1

Send String

PDATA1

Code:

2

**Arguments:** Register X points to an output string terminated with an ASCII EOT (\$04).

Result:

The string is sent to the output handler.

CC = 0 if normal output occurred.

CC = 1 if CONTROL-X was entered during output.

Description: The output string may contain embedded carriage returns and line feeds thus allowing several lines of data to be sent with one function call. If a FREEZE occurs (any input character is received), then control is not returned to the user routine until the condition is released. The string is completely sent regardless of any FREEZE or CANCEL events occurring. Padding characters may be sent as described by the OUTCH function.

Example:

**PDATA** 

EQU 2

**INPUT CODE FOR PDATA1** 

MSG

FCC

'THIS IS AN OUTPUT STRING'

FCB \$04

STRING TERMINATOR

LEAX MSG, PCR

LOAD 'MSG' STRING ADDRESS

SWI

REQUEST A SERVICE

FCB PDATA1

SERVICE CODE BYTE

SPACE

Single Space Output

**SPACE** 

Code:

7

Arguments: None

Result:

A space is sent to the output handler.

**Description:** Padding characters may be sent as described under the OUTCH service.

Example:

SPACE

EQU 7

INPUT CODE SPACE

SWI

REQUEST ASSIST09 SERVICE

FCB SPACE

SERVICE CODE BYTE

**VCTRSW** 

**Vector Swap** 

**VCTRSW** 

Code:

9

**Arguments:** Register A contains the vector swap input code.

Register X contains zero or a replacement value.

Result:

Register X contains the previous value for the vector.

Description: The vector swap service examines/alters a word entry in the ASSIST09 vector table. This table contains pointers and default values used during monitor processing. The entry is replaced with the value contained in the X register unless it is zero. The codes available are listed in Table B-3.

Example:

VCTRSW EQU 9 .IRQ **EQU 12** 

INPUT CODE VCTRSW

IRQ APPENDAGE SWAP FUNCTION

CODE

LEAX MYIRQH,PCR LOAD NEW IRQ HANDLER ADDRESS LOAD SUBCODE FOR VECTOR SWAP

LDA #.IRQ SWI

REQUEST SERVICE

FCB VCTRSW

SERVICE CODE BYTE

X NOW HAS THE PREVIOUS APPENDAGE ADDRESS

### **B.10 VECTOR SWAP SERVICE**

The vector swap service allows user modifications of the vector table to be easily installed. Each vector handler, including the one for SWI, performs a validity check on the stack before any other processing. If the stack is not pointing to valid RAM, it is reset to the initial value passed to the MONITR request which fired-up ASSIST09 after RESET. Also, the current register set is printed following a "?" (question mark) and then the command handler is entered. A list of each entry in the vector table is given in Table B-3.

Table B-3. Vector Table Entries

Entry	Code	Description
.AVTBL	0	Returns address of vector table
.CMDL1	2	Primary command list
.RSVD	4	Reserved MC6809 interrupt vector appendage
.SWI3	6	Software interrupt 3 interrupt vector appendage
.SWI2	8	Software interrupt 2 interrupt vector appendage
.FIRQ	10	Fast interrupt request vector appendage
.IRQ	12	Interrupt request vector appendage
.SWI	14	Software interrupt vector appendage
.NMI	16	Non-maskable interrupt vector appendage
.RESET	18	Reset interrupt vector appendage
.CION	20	Input console intiialization routine
.CIDTA	22	Input data byte from console routine
.CIOFF	24	input console shutdown routine
.COON	26	Output console initialization routine
.CODTA	28	Output/data byte to console routine
.COOFF	30	Output console shutdown routine
.HSDTA	32	High speed display handler routine
.BSON	34	Punch/load initialization routine
.BSDTA	36	Punch/load handler routine
.BSOFF	38	Punch/load shutdown routine
.PAUSE	40	Processing pause routine ,
.CMDL2	44	Secondary command list
.ACIA	46	Address of ACIA
.PAD	48	Character and new line pad counts
.ECHO	50	Echo flag
.PTM	52	Programmable timer module address

The following pages describe the purpose of each entry and the requirements which must be met for a user replaceable value or routine to be successfully substituted.

## .ACIA ACIA Address .ACIA

**Code:** 46

Description: This entry contains the address of the ACIA used by the default console in-

put and output device handlers. Standard ASSIST09 initialization sets this value to hexadecimal E008. If this must be altered, then it must be done before the MONITR startup service is invoked, since that service calls the .COON and .COIN input and output device initialization routines which in-

itialize the ACIA pointed to by this vector slot.

.AVTBL

**Return Address of Vector Table** 

.AVTBL

Code: 0

Description: The address of the vector table is returned with this code. This allows mass

changes to the table without individual calls to the vector swap service. The code values are identical to the offsets in the vector table. This entry

should never be changed, only examined.

## .BSDTA

#### Punch/Load Handler Routine

.BSDTA

Code:

36

**Description:** This entry contains the address of a routine which performs punch, load, and verify operations. The .BSON routine is always executed before the routine is given control. This routine is given the same parameter list documented for .BSON. The default handler uses the .CODTA routine to punch or the .CIDTA routine to read data in S1/S9 (MIKBUG) format. The function code byte must be examined to determine the type request being handled.

A return code must be given which reflects the final processing disposition:

Z = 1 Successful completion

or

Z = 0 Unsuccessful completion.

The .BSOFF routine will be called after this routine is completed.

### .BSOFF

Punch/Load Shutdown Routine

.BSOFF

Code:

38

**Description:** This entry points to a subroutine which is designated to terminate device processing for the punch, load, and verify handler .BSDTA. The stack contains a parameter list as documented for the .BSON entry. The default ASSIST09 routine issues DC4 (\$14 or stop) and DC3 (\$13 or x-off) followed by a one second delay to give the reader/punch time to stop. Also, an internally used flag by the INCHP service routine is cleared to reverse the effect caused by its setting in the .BSON handler. See that description for an explanation of the proper use of this flag.

## .BSON

#### Punch/Load Initialization Routine

.BSON

Code: 34

Description: This entry points to a subroutine with the assigned task of turning on the device used for punch, load, and verify processing. The stack contains a parameter list describing which function is requested. The default routine sends an ASCII "reader on" or "punch on" code of DC1 (\$11) or DC2 (\$12) respectively to the output handler (.CODTA). A flag is also set which disables test for FREEZE conditions during INCHNP processing. This is done so characters are not lost by being interpreted as FREEZE mode indicators. If a user replacement routine also uses the INCHNP service, then it also should set this same byte non-zero and clear it in the .BSOFF routine. The ASSIST09 source listing should be consulted for the location of this byte.

The stack is setup as follows:

S+6=Code byte, VERIFY (-1), PUNCH (0), LOAD (1)

S+4=Start address for punch only

S+2= End address for punch, or offset for READ/LOAD

S + 0 = Return address

### .CIDTA

Input Data Byte from Console Routine

.CIDTA

22 Code:

Description: This entry determines the console input handler appendage. The responsibility of this routine is to furnish the requested next input character in the A register, if available, and return with a condition code. The INCHP service routine calls this appendage to supply the next character. Also, a "FREEZE" mode routine calls at various times to test for a FREEZE condition or determine if the CANCEL key has been entered. Processing for this appendage must abide by the following conventions:

> PC→ASSIST09 work page Input:

S→Return address

Output: C = 0, A = input character

C=1 if no input character is yet available

Volatile Registers: U, B

The handler should always pass control back immediately even if no character is yet available. This enables other tasks to do productive work while input is unavailable. The default routine reads an ACIA as explained in Paragraph B.2 Implementation Requirements.

.CIOFF

**Input Console Shutdown Routine** 

.CIOFF

Code: 24

**Description:** This entry points to a routine which is called to terminate input processing.

It is not called by ASSIST09 at any time, but is included for consistency. The default routine merely does an "RTS". The environment is as follows:

input:

None

Output:

Input device terminated

Volatile Registers: None

.CION

Input Console Initialization Routine

.CION

Code:

20

Description: This entry is called to initiate the input device. It is called once during the MONITR service which initializes the monitor so the command processor may obtain commands to process. The default handler resets the ACIA used for standard input and output and sets up the following default conditions: 8-bit word length, no parity checking, 2 stop bits, divide-by-16 counter ratio. The effect of an 8-bit word with no parity checking is to accept 7-bit ASCII and ignore the parity bit.

input:

.ACIA Memory address of the ACIA

Output:

The output device is initialized

Volatile Registers: A, X

## .CMDL1

**Primary Command List** 

.CMDL1

Code:

2

Description: User supplied command tables may either substitute or replace the ASSIST09 standard tables. The command handler scans two lists, the primary table first followed by the secondary table. The primary table is pointed to by this entry and contains, as a default, the ASSIST09 command table. The secondary table defaults to a null list. A user may insert their own table into either position. If a user list is installed in the secondary table position, then the ASSIST09 list will be searched first. The default ASSIST09 list contains all one character command names. Thus, a user command "PRINT" would be matched if the letters "PR" are typed, but not iust a "P" since the system command list would match first. A user may replace the primary system list if desired. A command is chosen on a first match basis comparing only the character(s) entered. This means that two or more commands may have the same initial characters and that if only that much is entered then the first one in the list(s) is chosen.

Each entry in the users command list must have the following format:

+0	FCB	L	Where "L" is the size of the entry in-
	ECC	( zakulma s. 1	cluding this byte
+1	FCC	' <string>'</string>	Where " <string>" is the command</string>
			name
+ N	FDB	EP - *	Where "EP" represents the symbol de-
			fining the start of the command rou-
			tine

The first byte is an entry length byte and is always three more than the length of the command string (one for the length itself plus two for the routine offset). The command string must contain only ASCII alphanumeric characters, no special characters. An offset to the start of the command routine is used instead of an absolute address so that positionindependent programs may contain command tables. The end of the command table is a one byte flag. A -1 (\$FF) specifies that the secondary table is to be searched, or a -2 (\$FE) that command list searching is to be terminated. The table represented as the secondary command list must end with -2. The first list must end with a -1 if both lists are to be searched, or a - 2 if only one list is to be used.

A command routine is entered with the following registers set:

DPR-	ASSIST09 page work area.
S→	A return address to the command processor.
Z = 1	A carriage return terminated the command name.
Z = 0	A space delimiter followed the command name.

## .CMDL1

### **Primary Command List** (Continued)

.CMDL1

A command routine is entered after the delimiter following the command name is typed in. This means that a carriage return may be the delimiter entered with the input device resting on the next line. For this reason the Z bit in the condition code is set so the command routine may determine the current position of the input device. The command routine should ensure that the console device is left on a new line before returning to the command handler.

.CMDL2

**Secondary Command List** 

.CMDL2

Code: 44

**Description:** This entry points to the second list table. The default is a null list followed

by a byte of -2. A complete explanation of the use for this entry is provided

under the description of the .CMDL1 entry.

.CODTA

**Output Data Byte to Console Routine** 

.CODTA

Code: 28

Description: The responsibility of this handler is to send the character in the A register to the output device. The default routine also follows with padding characters as explained in the description of the OUTCH service. If the output device is not ready to accept a character, then the "pause" subroutine should be called repeatedly while this condition lasts. The address of the pause routine is obtained from the .PAUSE entry in the vector table. The character counts for padding are obtained from the .PAD entry in the table. All ASSIST09 output is done with a call to this appendage. This includes punch processing as well. The default routine sends the character to an ACIA as explained in Paragraph B.2 Implementation Requirements. The operating environment is as follows:

> A = Character to send Input:

> > DP = ASSIST09 work page

.PAD = Character and new line padding counts

(in vector table)

.PAUSE = Pause routine (in vector table)

Character sent to the output device Output: Volatile Registers: None. All work registers must be restored

## .COOFF Output Console Shutdown Routine .COOFF

Code: 30

**Description:** This entry addresses the routine to terminate output device processing.

ASSIST09 does not call this routine. It is included for completeness. The

default routine is an "RTS".

**Input:** DP→ASSIST09 work page

Output: The output device is terminated

Volatile Registers: None

.COON Output Console Initialization Routine .COON

Code: 26

Description: This entry points to a routine to initialize the standard output device. The

default routine initializes an ACIA and is the very same one described

under the .CION vector swap definition.

input: .ACIA vector entry for the ACIA address

Output: The output device is initialized

Volatile Registers: A, X

## .ECHO Echo Flag .ECHO

**Code:** 50

Description: The first byte of this word is used as a flag for the INCHP service routine

to determine the requirement of echoing input received from the input handler. A non-zero value means to echo the input; zero not to echo. The echoing will take place even if user handlers are substituted for the default

.CIDTA handler as the INCHP service routine performs the echo.

.FIRQ Fast Interrupt Request Vector Appendage .FIRQ

Code: 10

**Description:** The fast interrupt request routine is located via this pointer. The MC6809

addresses hexadecimal FFF6 to locate the handler when processing a FIRQ. The stack and machine status is as defined for the FIRQ interrupt upon entry to this appendage. It should be noted that this routine is "jumped" to with an indirect jump instruction which adds eleven cycles to the interrupt time before the handler actually receives control. The default handler does an immediate "RTI" which, in essence, ignores the interrupt.

## .HSDTA

32

**High Speed Display Handler Routine** 

.HSDTA

Code:

Description: This entry is invoked as a subroutine by the DISPLAY command and passed a parameter list containing the "TO" and "FROM" addresses. The from value is rounded down to a 16 byte address boundary. The default routine displays memory in both hexadecimal and ASCII representations, with a title produced on every 128 byte boundary. The purpose for this vector table entry is for easy implementation of a user routine for special purpose handling of a block of data. (The data could, for example, be sent to a high speed printer for later analysis.) The parameters are all passed on the stack. The environment is as follows:

> Input: S + 4 = Start address

S + 2 = Stop addressS + 0 = Return AddressDP→ ASSIST09 work page

Output: Any purpose desired

Volatile Registers: X, D

.IRQ

Interrupt Request Vector Appendage

.IRQ

Code: 12

Description: All interrupt requests are passed to the routine pointed to by this vector. Hexadecimal FFF8 is the MC6809 location where this interrupt vector is fetched. The stack and processor status is that defined for the IRQ interrupt upon entry to the handler. Since the routine's address is in the vector table, an indirect jump must be done to invoke it. This adds eleven cycles to the interrupt time before the IRQ handler receives control. The default IRQ handler prints the registers and enters the ASSIST09 command handler.

-NMI

### Non-Maskable Interrupt Vector Appendage

.NMI

Code: 16

Description: This entry points to the non-maskable interrupt handler to receive control

whenever the processor branches to the address at hexadecimal FFFC. Since ASSIST09 uses the NMI interrupt during trace and breakpoint processing, such commands should not be used if a user handler is in control. This is true unless the user handler has the intelligence to forward control to the default handler if the NMI interrupt has not been generated due to user facilities. The NMI handler given control will have an eleven cycle

overhead as its address must be fetched from the vector table.

\_PAD

Character and New Line Pad Count

\_PAD

Code: 48

Description: This entry contains the pad count for characters and new lines. The first of

the two bytes is the count of nulls for other characters, and the second is the number of nulls (\$00) to send out after any line feed is transmitted. The ASCII Escape character (\$10) never has nulls sent following it. The default .CODTA handler is responsible for transmitting these nulls. A user handler

may or may not use these counts as required.

The "NULLS" command also sets these two bytes with user specified values.

## .PAUSE

**Processing Pause Routine** 

.PAUSE

Code:

40

Description: In order to support real-time (also known as multi-tasking) environments ASSIST09 calls a dead-time routine whenever processing must wait for some external change of state. An example would be when the OUTCH service routine attempts the sending of a character to the ACIA through the default .CODTA handler and the ACIA status registers shows that it cannot vet be accepted. The default dead-time routine resides in a reserved four byte area which contains the single instruction, "RTS". The .PAUSE vector entry points to this routine after standard initialization. This pointer may be changed to point to a user routine which dispatches other programs so that the MC6809 may be utilized more efficiently. Another example of use would be to increment a counter so that dead-time cycle counts may be accumulated for statistical or debugging purposes. The reason for the four byte reserved area (which exists in the ASSIST09 work page) is so other code may be overlayed without the need for another space in the address map to be assigned. For example, a master monitor may be using a memory management unit to assign a complete 64K block of memory to ASSIST09 and the programs being executed/tested under ASSIST09 control. The master monitor wishes, or course, to be reentered when any "dead time" occurs, so it overlays the default routine ("RTS") with its own "SWI". Since the master monitor would be "front ending" all "SWI's" anyway, it knows when a "pause" call is being performed and can redispatch other systems on a time-slice basis.

> All registers must be transparent across the pause handler. Along with selected points in ASSIST09 user service processing, there is a special service call specifically for user programs to invoke the pause routine. It may be suggested that if no services are being requested for a given time period (say 10 ms) user programs should call the .PAUSE service routine so that fair-task dispatching can be guaranteed.

## .PTM

**Programmable Timer Module Address** 

.PTM

Code:

53

Description: This entry contains the address of the MC6840 programmable timer module (PTM). Alteration of this slot should occur before the MONITR startup service is called as explained in Paragraph B.4 Initialization. If no PTM is available, then the address should be changed to a zero so that no initialization attempt will take place. Note that if a zero is supplied, ASSIST09 Breakpoint and Trace commands should not be issued.

## .RESET

### Reset Interrupt Vector Appendage

.RESET

**Code:** 18

Description: This entry returns the address of the RESET routine which initializes

ASSIST09. Changing it has no effect, but it is included in the vector table in case a user program wishes to determine where the ASSIST09 restart code resides. For example, if ASSIST09 resides in the memory map such that it does not control the MC6809 hardware vectors, a user routine may wish to start it up and thus need to obtain the standard RESET vector code address. The ASSIST09 reset code assigns the default in the work page, calls the vector build subroutine, and then starts ASSIST09 proper with the

MONITR service call.

.RSVD

Reserved MC6809 Interrupt Vector Appendage

.RSVD

Code: 4

Description: This is a pointer to the reserved interrupt vector routine addressed at hex-

adecimal FFF0. This MC6809 hardware vector is not defined as yet. The default routine setup by ASSIST09 will cause a register display and en-

trance to the command handler.

# .SWI Softare Interrupt Vector Appendage

Code: 14

**Description:** This vector entry contains the address of the Software Interrupt routine.

Normally, ASSIST09 handles these interrupts to provide services for user programs. If a user handler is in place, however, these facilities cannot be used unless the user routine "passes on" such requests to the ASSIST09 default handler. This is easy to do, since the vector swap function passes back the address of the default handler when the switch is made by the user. This "front ending" allows a user routine to examine all service calls, or alter/replace/extend them to his requirements. Of course, the registers must be transparent across the transfer of control from the user to the standard handler. A "JMP" instruction branches directly to the routine pointed to by this vector entry when a SWI occurs. Therefore, the environment is that as defined for the "SWI" interrupt.

.SWI2 Software Interrupt 2 Vector Appendage .SWI2

Code: 8

Description: This entry contains a pointer to the SWI2 handler entered whenever that in-

struction is executed. The status of the stack and machine are those defined for the SWI2 interrupt which has its interrupt vector address at FFF4 hexadecimal. The default handler prints the registers and enters the

ASSIST09 command handler.

.SWI3

Software Interrupt 3 Vector Appendage

.SWI3

Code: 6

Description: This entry contains a pointer to the SWI3 handler entered whenever that in-

struction is executed. The status of the stack and machine are those defined for the SWI3 interurpt which has its interrupt vector address located at hexadecimal FFF2. The default handler prints the registers and enters the

ASSIST09 command handler.

### **B.11 MONITOR LISTING**

The following pages contain a listing of the ASSIST09 monitor.

_	-	-

PAGE	001	ASSIST09.SA:0	ASS:	IST09 - MC6809	MONITOR
00001 00002			TT! OP!		- MC6809 MONITOR 5,S,CRE
00004			*****	******	*****
00005					A, INC. 1979 *
00006			*****	******	******
00008			*****	*****	*****
00009			_	S THE BASE ASS	
00010				RUN WITH OR W	VITHOUT THE
00011 00012			ENTERO.	ION ROM WHICH	AUTOMATICALLY
00012				RESENT WILL BE ORATED BY THE	
00013			* SUBROU		PHO 4 I K
00015			*****	*****	*****
00017			*****	*****	*****
00018			*	GLOBAL MODULE	CEQUATES
00019					******
00020			ROMBEG EQ		ROM START ASSEMBLY ADDRESS
00021 00022			RAMOFS EQ ROMSIZ EQ		ROM OFFSET TO RAM WORK PAGE ROM SIZE
00022			ROMSIZ EQ ROM2OF EQ		NOM SIZE DMSIZ START OF EXTENSION ROM
00024			ACIA EQ		DEFAULT ACIA ADDRESS
00025		E000 A	PTM EQ	U \$E000	DEFAULT PTM ADDRESS
00026		0000 A	DFTCHP EQ		DEFAULT CHARACTER PAD COUNT
00027			DETNLP EQ		DEFAULT NEW LINE PAD COUNT
00028			A PROMPT EQ A NUMBKP EQ	·	PROMPT CHARACTER NUMBER OF BREAKPOINTS
00030		0000		•	****************
00032	,		******	********	*****
00032			4	ANEOUS EQUATES	
00034					*****
00035			EOT EQ		END OF TRANSMISSION
00036			BELL EQ		BELL CHARACTER
00037			ALF EQ ACR EO		LINE FEED
00038 00039		• • • • • • • • • • • • • • • • • • • •	A CR EQ A DLE EQ		CARRIAGE RETURN DATA LINK ESCAPE
00040		_	CAN EQ	1	CANCEL (CTL-X)
00041				ESS DEFINITION	·
00042			A PTMSTA EQ		READ STATUS REGISTER
00043			PTMC13 EQ		CONTROL REGISTERS 1 AND 3
00044	-		A PTMC2 EQ A PTMTM1 EQ		CONTROL REGISTER 2 LATCH 1
00046			A PIMIMI EQ A PIMIMI EQ		LATCH 2
00047			A PTMTM3 EQ		LATCH 3
00049	)	008C	A SKIP2 EQ	QU \$8C	"CMPX #" OPCODE - SKIPS TWO BYTE:
00051	ı		*****	****	*****
00052			* ASSI	ST09 MONITOR	SWI FUNCTIONS

PAGE	002	ASSIST09.SA:0		A	ssis	T09 - MC6809	MONITOR
00053 00054							DEFINE FUNCTIONS PROVIDED FOR VIA THE SWI INSTRUCTION.
00055							******
00056		0000	Δ	INCHNP	EOH	0	INPUT CHAR IN A REG - NO PARITY
00057		0001		OUTCH	EQU	ì	OUTPUT CHAR FROM A REG
00058		0002		PDATAL		2	OUTPUT STRING
00059		0003			EQU	3	OUTPUT CR/LF THEN STRING
00060		0004		OUT2HS		4	OUTPUT TWO HEX AND SPACE
00061		0005		OUT4HS		5	OUTPUT FOUR HEX AND SPACE
00062		0006			EQU	6	OUTPUT CR/LF
00063		0007	Α	SPACE	EQU	7	OUTPUT A SPACE
00064		0008	Α	MONITR	EOU	8	ENTER ASSISTO9 MONITOR
00065		0009		VCTRSW		9	VECTOR EXAMINE/SWITCH
00066		A000			EQU	10	USER PROGRAM BREAKPOINT
00067		000B			EQU	11	TASK PAUSE FUNCTION
00068		000B		NUMFUN		11	NUMBER OF AVAILABLE FUNCTIONS
00069				* NEXT	SUB-	CODES FOR AC	CCESSING THE VECTOR TABLE.
00070				* THEY	ARE	EQUIVALENT 1	O OFFSETS IN THE TABLE.
00071				* RELAT	IVE	POSITIONING	MUST BE MAINTAINED.
00072		0000	Α	.AVTBL	EQU	0	ADDRESS OF VECTOR TABLE
00073		0002	Α	.CMDL1	EQU	2	FIRST COMMAND LIST
00074		0004	Α	.RSVD	EQU	4	RESERVED HARDWARE VECTOR
00075	,	0006	Α	.SWI3	EQU	6	SWI3 ROUTINE
00076	,	8000	Α	.SWI2	EQU	8	SWI2 ROUTINE
00077	1	A000	Α	.FIRQ	EQU	10	FIRQ ROUTINE
00078	}	000C	Α	.IRQ	EQU	12	IRQ ROUTINE
00079	)	000E	Α	.SWI	EQU	14	SWI ROUTINE
00080	1	0010	Α	.NMI	EQU	16	NMI ROUTINE
00081		0012	Α	.RESET	EQU	18	RESET ROUTINE
00082		0014	Α	.CION	EQU	20	CONSOLE ON
00083	1	0016	Α	.CIDTA	EQU	22	CONSOLE INPUT DATA
00084		0018	Α	.CIOFF	EQU	24	CONSOLE INPUT OFF
00085	;	001A	Α	.COON	EQU	26	CONSOLE OUTPUT ON
00086	•	001C	Α	.CODTA	EQU	28	CONSOLE OUTPUT DATA
00087		001E	Α	.COOFF	EQU	30	CONSOLE OUTPUT OFF
00088		0020	Α	.HSDTA		32	HIGH SPEED PRINTDATA
00089	)	0022	A	.BSON	EQU	34	PUNCH/LOAD ON
00090		0024	Α	.BSDTA		36	PUNCH/LOAD DATA
00091		0026		.BSOFF		38	PUNCH/LOAD OFF
00092		0028		.PAUSE		40	TASK PAUSE ROUTINE
00093		002A	Α	•	-	42	EXPRESSION ANALYZER
00094		002C		.CMDL2		44	SECOND COMMAND LIST
00095		002E		.ACIA	EQU	46	ACIA ADDRESS
00096		0030		.PAD	EQU	48	CHARACTER PAD AND NEW LINE PAD
00097		0032		.ECHO	EQU	50	ECHO/LOAD AND NULL BKPT FLAG
00098		0034		.PTM	EQU	52	PTM ADDRESS
00099		001B		NUMVTR		52/2+1	NUMBER OF VECTORS
00100	)	0034	Α	HIVTR	EQU	52	HIGHEST VECTOR OFFSET

PAGE	003	ASSIST	09.SA:0		F	SSISTO	9 - MC6809	MONITOR
00102					*****	*****	*****	******
00103					*		WORK ARE	ZA CA
00104					* THIS	WORK A	REA IS ASS	SIGNED TO THE PAGE ADDRESSED BY
00105					* -\$180	O,PCR	FROM THE	BASE ADDRESS OF THE ASSISTO9
00106					* ROM.	THE D	IRECT PAGE	REGISTER DURING MOST ROUTINE
00107					* OPERA	TIONS 1	WILL POINT	TO THIS WORK AREA. THE STACK
00108					* INIT	ALLY S'	TARTS UND	ER THE RESERVED WORK AREAS AS
00109					* DEFIN	IED HER	EIN.	
00110					*****	*****	*****	******
00111			DF00	Α	WORKPG	EQU	ROMBEG+RA	AMOFS SETUP DIRECT PAGE ADDRESS
00112			OODF	Α		SETDP	WORKPG!>8	NOTIFY ASSEMBLER
00113A	E00	0				ORG		66 READY PAGE DEFINITIONS
00114								OPTOP MUST RESIDE IN THIS ORDER
00115					* FOR I	PROPER	INITIALIZA	ATION
00116A	DFF	С				ORG	*-4	
00117			DFFC	Α	PAUSER		*	PAUSE ROUTINE
00118A	DFF	В				ORG	*-1	
00119		_	DFFB	Α	SWIBFL		*	BYPASS SWI AS BREAKPOINT FLAG
00120A	DFF	A		_		ORG	*-1	
00121		_	DFFA	A	BKPTCT	_ ~ -	*	BREAKPOINT COUNT
00122A	DFF	8	5550		CT DVDT	ORG	*-2 *	CMACK MDACD I DVDI
00123	000	2	DFF8	A	SLEVEL			STACK TRACE LEVEL
00124A	DFC	2	5563		VECEND	ORG	*-NUMVTR	VECTOR TABLE
00125 00126A	UED	2	DFC2	А	VECTAB	ORG	*-2*NUMBI	· - • ·
001207	Dr B	2	DFB2	λ	BKPTBL	-	*	BREAKPOINT TABLE
00127 00128A	DEX	2	DrbZ	А	BKFIBD	ORG	*-2*NUMB	
001284	DEA	.2	DFA2	Δ	BKPTOP		*	BREAKPOINT OPCODE TABLE
00123	DEA	.0	DIAZ	r	IMI IOI	ORG	*-2	DEBARTOTET CICODE TABLE
00130	OI I		DFA0	Α	WINDOW		*	WINDOW
00132A	DF9	Е	51110	••		ORG	*-2	
00133			DF9E	Α	ADDR	EQU	*	ADDRESS POINTER VALUE
00134A	DF9	D		••		ORG	*-1	
00135			DF9D	Α	BASEPG	EQU	*	BASE PAGE VALUE
00136A	DF9	В				ORG	*-2	
00137			DF9B	Α	NUMBER	EQU	*	BINARY BUILD AREA
00138A	DF9	9				ORG	* <b>-</b> 2	
00139			DF99	Α	LASTOP	EQU	*	LAST OPCODE TRACED
00140A	DF9	7	_			ORG	*-2	
00141	_	_	DF97	A	RSTACK		*	RESET STACK POINTER
00142A	DF9	5				ORG	*-2	
00143			DF95	Α	PSTACK	-	*	COMMAND RECOVERY STACK
001444	DFY	3	5503		DC VMD D	ORG	*-2 *	LACE DECORAL COLLEGE
00145	550	. •	DF93	A	PCNTER		*-2	LAST PROGRAM COUNTER
00146 <i>F</i> 00147	Dry	1	DF91	λ	TRACEC	ORG	*	TRACE COUNT
00147	neo	10	DE 91	A	INACEC	ORG	*-1	TRACE COUNT
001487	Drs	,0	DF90	λ	SWICNT		*	TRACE "SWI" NEST LEVEL COUNT
00150	DES	tr	Dryo		DWICKI	ORG	*-1	(MISFLG MUST FOLLOW SWICHT)
00151		, <b>.</b>	DF8F	Δ	MISFLG		*	LOAD CMD/THRU BREAKPOINT FLAG
00152	DES	te.	D. 01	••		ORG	*-1	
00153		, _	DF8E	Α	DELIM	EQU	* _	EXPRESSION DELIMITER/WORK BYTE
001547	DF	6	<del>-</del>			ORG	*-40	
00155			DF66	Α	ROM2WK	EQU	*	EXTENSION ROM RESERVED AREA
00156	DF5	51				ORG	*-21	
00157			DF51		TSTACK	EQU	*	TEMPORARY STACK HOLD
00158			DF51	Α	STACK	EQU	*	START OF INITIAL STACK

```
PAGE 004 ASSIST09.SA:0
                                  ASSISTO9 - MC6809 MONITOR
                            **********
00160
00161
                            * DEFAULT THE ROM BEGINNING ADDRESS TO 'ROMBEG'
                            * ASSISTO9 IS POSITION ADDRESS INDEPENDENT, HOWEVER * WE ASSEMBLE ASSUMING CONTROL OF THE HARDWARE VECTORS.
00162
00163
                            * NOTE THAT THE WORK RAM PAGE MUST BE 'RAMOFS'
00164
                            * FROM THE ROM BEGINNING ADDRESS.
00165
00166
00167A F800
                                                    ROM ASSEMBLY/DEFAULT ADDRESS
                                   ORG
                                           ROMBEG
00169
                                          BLDVTR - BUILD ASSISTO9 VECTOR TABLE
00170
                               HARDWARE RESET CALLS THIS SUBROUTINE TO BUILD THE
00171
                               ASSISTO9 VECTOR TABLE. THIS SUBROUTINE RESIDES AT
00172
                               THE FIRST BYTE OF THE ASSISTO9 ROM, AND CAN BE
00173
00174
                               CALLED VIA EXTERNAL CONTROL CODE FOR REMOTE
00175
                               ASSISTO9 EXECUTION.
00176
                            * INPUT: S->VALID STACK RAM
                              OUTPUT: U->VECTOR TABLE ADDRESS
00177
                                       DPR->ASSISTO9 WORK AREA PAGE
00178
                                       THE VECTOR TABLE AND DEFAULTS ARE INITIALIZED
00179
00180
                               ALL REGISTERS VOLATILE
                                       *******
00181
                                           VECTAB, PCR ADDRESS VECTOR TABLE
00183A F800 30
                  8D E7BE
                            BLDVTR LEAX
00184A F804 1F
                                           X,D
                                                     OBTAIN BASE PAGE ADDRESS
                  10
                                    TFR
                          Α
00185A F806 1F
                  8B
                          A
                                    TFR
                                           A,DP
                                                     SETUP DPR
                                           BASEPG
                                                     STORE FOR QUICK REFERENCE
00186A F808 97
                  9D
                                    STA
                          Α
                                           ,X
                                                     RETURN TABLE TO CALLER
00187A F80A 33
                  84
                                    LEAU
                          Α
                                            <INITVT,PCR LOAD FROM ADDR</pre>
00188A F80C 31
                  8C 35
                                    LEAY
                                           ,X++
                                    STU
                                                    INIT VECTOR TABLE ADDRESS
                  81
00189A F80F EF
                          Α
00190A F811 C6
00191A F813 34
                  16
                          Α
                                    LDB
                                            #NUMVTR-5 NUMBER RELOCATABLE VECTORS
                                                     STORE INDEX ON STACK
                                    PSHS
                                           В
                  04
                          Α
                                           Y,D
                                                     PREPARE ADDRESS RESOLVE
00192A F815 1F
                  20
                           A BLD2
                                    TFR
                                           ,Y++
                                                     TO ABSOLUTE ADDRESS
00193A F817 E3
                                    ADDD
                  Al
                           Α
                                            ,X++
00194A F819 ED
                                                     INTO VECTOR TABLE
                  81
                                    STD
                           Α
00195A F81B 6A
                                    DEC
                                            ,S
                                                     COUNT DOWN
                  E4
                           Α
                                                     BRANCH IF MORE TO INSERT
00196A F81D 26
                  F6
                       F815
                                    BNE
                                           BLD2
                                            #INTVE-INTVS STATIC VALUE INIT LENGTH
00197A F81F C6
                  00
                                    LDB
                           A
                                           ,Y+
                                                     LOAD NEXT BYTE
00198A F821 A6
                  A0
                           A BLD3
                                    LDA
                                            ,X+
                                                     STORE INTO POSITION COUNT DOWN
00199A F823 A7
                  80
                                    STA
00200A F825 5A
                                    DECB
                                                     LOOP UNTIL DONE
00201A F826 26
                       F821
                  F9
                                    BNE
                                            BLD3
                                           ROM2OF, PCR TEST POSSIBLE EXTENSION ROM
00202A F828 31
                  8D F7D4
                                    LEAY
                                                     LOAD "BRA *" FLAG PATTERN
                  20FE
                                            #$20FE
00203A F82C 8E
                           Α
                                    LDX
00204A F82F AC
                  Al
                                    CMPX
                                            ,Y++
                                                     ? EXTENDED ROM HERE
                           Α
00205A F831 26
                  02
                       F835
                                    BNE
                                            BLDRTN
                                                     BRANCH NOT OUR ROM TO RETURN
00206A F833 AD
                                            ,Y
                                                     CALL EXTENDED ROM INITIALIZE
                                    JSR
                  Α4
                           Α
                                            PC,B
                           A BLDRTN PULS
                                                     RETURN TO INITIALIZER
00207A F835 35
                  84
                             ***********
 00209
                                                RESET ENTRY POINT
 00210
                                HARDWARE RESET ENTERS HERE IF ASSISTO9 IS ENABLED
 00211
                                TO RECEIVE THE MC6809 HARDWARE VECTORS. WE CALL THE BLDVTR SUBROUTINE TO INITIALIZE THE VECTOR
 00212
 00213
```

00267

```
PAGE 005 ASSIST09.SA:0
                                  ASSISTO9 - MC6809 MONITOR
00214
                            * TABLE, STACK, AND THEN FIREUP THE MONITOR VIA SWI
                              CALL.
00215
                            ****************
00216
                            RESET LEAS
00217A F837 32
                  8D E716
                                           STACK, PCR SETUP INITIAL STACK
00218A F83B 8D
                       F800
                 C3
                                   BSR
                                           BLDVTR
                                                    BUILD VECTOR TABLE
00219A F83D 4F
                            RESET2 CLRA
                                                     ISSUE STARTUP MESSAGE
00220A F83E 1F
                                                     DEFAULT TO PAGE ZERO
                  8R
                                           A,DP
                                   TFR
00221A F840 3F
                                    SWI
                                                    PERFORM MONITOR FIREUP
00222A F841
                 ΩR
                                    FCB
                                           MONITR
                                                     TO ENTER COMMAND PROCESSING
00223A F842 20
                 F9
                       F83D
                                           RESET2
                                                     REENTER MONITOR IF 'CONTINUE'
                                   BRA
                            ***********
00225
                               INITYT - INITIAL VECTOR TABLE
THIS TABLE IS RELOCATED TO RAM AND REPRESENTS THE
00226
00227
                               INITIAL STATE OF THE VECTOR TABLE. ALL ADDRESSES
00228
00229
                               ARE CONVERTED TO ABSOLUTE FORM. THIS TABLE STARTS
00230
                               WITH THE SECOND ENTRY, ENDS WITH STATIC CONSTANT
00231
                               INITIALIZATION DATA WHICH CARRIES BEYOND THE TABLE.
00232
                            ***********
                          A INITVT FDB
                                           CMDTBL-* DEFAULT FIRST COMMAND TABLE
00233A F844
                  0158
                                           RSRVDR-* DEFAULT UNDEFINED HARDWARE VECTOR
00234A F846
                  0292
                          Α
                                   FDB
                                           SWI3R-*
00235A F848
                  0290
                                    FDB
                                                     DEFAULT SWI3
00236A F84A
                                           SWI2R-*
                  028E
                          Α
                                    FDB
                                                     DEFAULT SWI2
                                           FIRQR-*
00237A F84C
                  0270
                                    FDB
                                                     DEFAULT FIRQ
                          Α
00238A F84E
                                    FDB
                                           IRQR-*
                                                    DEFAULT IRQ ROUTINE DEFAULT SWI ROUTINE
                  028A
                          Α
                                           SWÎR-*
00239A F850
                  0045
                                    FDB
                                           NMIR-*
00240A F852
                  022B
                                    FDB
                                                     DEFAULT NMI ROUTINE
                          Α
                                                     RESTART VECTOR DEFAULT CION
                                           RESET-*
00241A F854
                  FFE3
                                    FDB
                          Α
                                           CION-*
00242A F856
                  0290
                          Α
                                    FDB
00243A F858
                                           CIDTA-*
                                                     DEFAULT CIDTA
                  0284
                                    FDB
                          Α
                  0296
                                           CIOFF-*
                                                     DEFAULT CIOFF
00244A F85A
                          Α
                                    FDB
                                           COON-*
00245A F85C
                  028A
                                                     DEFAULT COON
                                    FDB
                          Α
00246A F85E
                                    FDB
                                           CODTA-*
                  0293
                          Α
                                                     DEFAULT CODTA
                                           COOFF-*
00247A F860
                                                     DEFAULT COOFF
                  0290
                          Α
                                    FDB
00248A F862
                  039A
                                    FDB
                                           HSDTA-*
                                                     DEFAULT HSDTA
                          Α
                                    FDB
                                           BSON-*
00249A F864
                  02B7
                          Α
                                                     DEFAULT BSON
00250A F866
                  02D2
                          Α
                                    FDB
                                           BSDTA-*
                                                     DEFAULT BSDTA
00251A F868
00252A F86A
                                           BSOFF-* DEFAULT BSOFF
PAUSER-* DEFAULT PAUSE ROUTINE
                  02BF
                                    FDB
                          Α
                  E792
                          Α
                                    FDB
00253A F86C
                  047D
                          Α
                                    FDR
                                           EXP1-*
                                                     DEFAULT EXPRESSION ANALYZER
                                           CMDTB2-* DEFAULT SECOND COMMAND TABLE
00254A F86E
                  012D
                                    FDB
                             * CONSTANTS
00255
00256A F870
                  E008
                           A INTVS FDB
                                                     DEFAULT ACIA
                                           ACIA
00257A F872
                                           DFTCHP, DFTNLP DEFAULT NULL PADDS
                  00
                           Α
                                    FCB
00258A F874
                  0000
                                    FDB
                                           0
                                                     DEFAULT ECHO
                          Α
00259A F876
                  E000
                                    FDB
                                           PTM
                                                     DEFAULT PTM
                          Α
                                                     INITIAL STACK TRACE LEVEL
                                    FDB
                                           0
00260A F878
                  0000
                           Α
                                    FCB
00261A F87A
                  00
                           Α
                                           0
                                                     INITIAL BREAKPOINT COUNT
00262A F87B
                  00
                           Α
                                    FCB
                                           0
                                                     SWI BREAKPOINT LEVEL
                                    FCB
                                           $39
                                                     DEFAULT PAUSE ROUTINE (RTS)
00263A F87C
                  39
                           Α
00264
                  F87D
                           A INTVE
                                   EQU
00265
                             *B
```

\*\*\*\*\*\*\*\*\*\*

```
PAGE 006 ASSISTO9.SA:0
                                  ASSIST09 - MC6809 MONITOR
00268
                                           ASSISTO9 SWI HANDLER
00269
                               THE SWI HANDLER PROVIDES ALL INTERFACING NECESSARY
00270
                               FOR A USER PROGRAM. A FUNCTION BYTE IS ASSUMED TO
00271
                               FOLLOW THE SWI INSTRUCTION. IT IS BOUND CHECKED
00272
                               AND THE PROPER ROUTINE IS GIVEN CONTROL.
                               INVOCATION MAY ALSO BE A BREAKPOINT INTERRUPT.
00273
00274
                               IF SO, THE BREAKPOINT HANDLER IS ENTERED.
00275
                              INPUT: MACHINE STATE DEFINED FOR SWI
00276
                              OUTPUT: VARIES ACCORDING TO FUNCTION CALLED. PC ON
00277
                                  CALLERS STACK INCREMENTED BY ONE IF VALID CALL.
00278
                              VOLATILE REGISTERS: SEE FUNCTIONS CALLED
                              STATE: RUNS DISABLED UNLESS FUNCTION CLEARS I FLAG.
00279
00280
00282
                            * SWI FUNCTION VECTOR TABLE
00283A F87D
                 0194
                          A SWIVTB FDB
                                           ZINCH-SWIVTB INCHNP
00284A F87F
                 01B1
                         Α
                                   FDB
                                           ZOTCH1-SWIVTB OUTCH
00285A F881
                 01CB
                                   FDB
                                           ZPDTA1-SWIVTB PDATA1
00286A F883
                 01C3
                                           ZPDATA-SWIVTB PDATA
                          A
                                   FDB
00287A F885
                 0175
                          Α
                                   FDB
                                           ZOT2HS-SWIVTB OUT2HS
00288A F887
                 0173
                                   FDB
                                           ZOT4HS-SWIVTB OUT4HS
                          Α
00289A F889
                  01C0
                                           ZPCRLF-SWIVTB PCRLF
                          Α
                                   FDB
00290A F88B
                  0179
                          Α
                                   FDB
                                           ZSPACE-SWIVTB SPACE
00291A F88D
                  0055
                          Α
                                   FDB
                                           ZMONTR-SWIVTB MONITR
00292A F88F
                  017D
                          Α
                                   FDB
                                           ZVSWTH-SWIVTB VCTRSW
00293A F891
                  0256
                          Α
                                   FDB
                                           ZBKPNT-SWIVTB BREAKPOINT
00294A F893
                  01Dl
                                   FDB
                                           ZPAUSE-SWIVTB TASK PAUSE
                 8D E6F7
                                           SWICNT, PCR UP "SWI" LEVEL FOR TRACE
                            SWIR
00296A F895 6A
                                   DEC
00297A F899 17
                  0225 FAC1
                                   LBSR
                                           LDDP
                                                  SETUP PAGE AND VERIFY STACK
                            * CHECK FOR BREAKPOINT TRAP
00298
00299A F89C EE
                  6A
                          A
                                   LDU
                                           10,S
                                                    LOAD PROGRAM COUNTER
                                                    BACK TO SWI ADDRESS ? THIS "SWI" BREAKPOINT
00300A F89E 33
                  5F
                          Α
                                   LEAU
                                           -1.U
00301A F8A0 0D
                  FB
                          Α
                                   TST
                                           SWIBFL
                                                    BRANCH IF SO TO LET THROUGH
00302A F8A2 26
                  11
                       F885
                                   BNE
                                           SWIDNE
00303A F8A4 17
                  069B FF42
                                    LBSR
                                           CBKLDR
                                                    OBTAIN BREAKPOINT POINTERS
00304A F8A7 50
                                   NEGB
                                                    OBTAIN POSITIVE COUNT
00305A F8A8 5A
                            SWILP
                                   DECB
                                                    COUNT DOWN
00306A F8A9 2B
                  0A
                       F8B5
                                           SWIDNE
                                                    BRANCH WHEN DONE
                                    BMI
00307A F8AB 11A3 A1
                                           ,Y++
                                                    ? WAS THIS A BREAKPOINT
                          Α
                                    CMPU
00308A F8AE 26
                  F8
                       F8A8
                                    BNE
                                           SWILP
                                                    BRANCH IF NOT
00309A F8B0 EF
                                    STU
                                                    SET PROGRAM COUNTER BACK
                  6A
                          Α
                                           10,S
00310A F8B2 16
                  021E FAD3
                                    LBRA
                                           ZBKPNT
                                                    GO DO BREAKPOINT
00311A F8B5 OF
                  FΒ
                          A SWIDNE CLR
                                           SWIBFL
                                                    CLEAR IN CASE SET
00312A F8B7 37
                  06
                          Α
                                    PULU
                                                    OBTAIN FUNCTION BYTE, UP PC
                  0B
                                    CMPB
                                           #NUMFUN ? TOO HIGH
00313A F8B9 C1
00314A F8BB 1022 020F FACE
                                    LBHI
                                           ERROR
                                                    YES, DO BREAKPOINT
00315A F8BF EF
                                           10,S
                                                    BUMP PROGRAM COUNTER PAST SWI
                  6A
                                    STU
00316A F8C1 58
                                                    FUNCTION CODE TIMES TWO
                                    ASLB
                  8C B8
                                           SWIVTB, PCR OBTAIN VECTOR BRANCH ADDRESS
00317A F8C2 33
                                    LEAU
00318A F8C5 EC
                  C5
                          Α
                                    LDD
                                           B,U
                                                    LOAD OFFSET
00319A F8C7 6E
                  CB
                          Α
                                    JMP
                                           D,U
                                                    JUMP TO ROUTINE
00321
                             * REGISTERS TO FUNCTION ROUTINES:
00322
00323
                               DP-> WORK AREA PAGE
00324
                                D,Y,U=UNRELIABLE
                                                           X=AS CALLED FROM USER
```

```
PAGE 007 ASSISTO9.SA:0
                                 ASSISTO9 - MC6809 MONITOR
                           * S=AS FROM SWI INTERRUPT
00325
00326
00328
                           ***********
00329
                                        [SWI FUNCTION 8]
00330
                                          MONITOR ENTRY
                              FIREUP THE ASSISTO9 MONITOR.
00331
00332
                              THE STACK WITH ITS VALUES FOR THE DIRECT PAGE
00333
                              REGISTER AND CONDITION CODE FLAGS ARE USED AS IS.
                               1) INITIALIZE CONSOLE I/O
2) OPTIONALLY PRINT SIGNON
00334
00335
00336
                               3) INITIALIZE PTM FOR SINGLE STEPPING
00337
                               4) ENTER COMMAND PROCESSOR
                           * INPUT: A=0 INIT CONSOLE AND PRINT STARTUP MESSAGE
00338
00339
                                    A#0 OMIT CONSOLE INIT AND STARTUP MESSAGE
00340
00342A F8C9
                41
                         A SIGNON FCC
                                         /ASSIST09/SIGNON EYE-CATCHER
00343A F8D1
                                  FCB
                                          POT
                 04
                         Α
00345A F8D2 10DF 97
                         A ZMONTR STS
                                          RSTACK
                                                  SAVE FOR BAD STACK RECOVERY
00346A F8D5 6D
                                  TST
                                                   ? INIT CONSOLE AND SEND MSG
                 61
                                          1,5
                     F8E6
00347A F8D7 26
                 0D
                                  BNE
                                          ZMONT2
                                                   BRANCH IF NOT
                                  JSR
                                          [VECTAB+.CION,PCR] READY CONSOLE INPUT
00348A F8D9 AD
                 9D E6F9
                 9D E6FB
8C E5
                                          [VECTAB+.COON,PCR] READY CONSOLE OUTPUT SIGNON,PCR READY SIGNON EYE-CATCHER
00349A F8DD AD
                                  JSR
00350A F8E1 30
                                  LEAX
                                                   PERFORM
00351A F8E4 3F
                                  SWI
                                          PDATA
00352A F8E5
                 03
                                  FCB
                                                   PRINT STRING
00353A F8E6 9E
                         A ZMONT2 LDX
                 F6
                                          VECTAB+.PTM LOAD PTM ADDRESS
00354A F8E8 27
                 0 D
                      F8F7
                                  BEQ
                                          CMD
                                                  BRANCH IF NOT TO USE A PTM
                                          PTMTM1-PTM,X SET LATCH TO CLEAR RESET
00355A F8EA 6F
                 02
                                  CLR
                         Α
00356A F8EC 6F
                 03
                                  CLR
                                          PTMTM1+1-PTM,X AND SET GATE HIGH
00357A F8EE CC
                                  LDD
                                          #$01A6 SETUP TIMER 1 MODE
                 01A6
                         Α
00358A F8F1 A7
                 01
                          Α
                                   STA
                                          PTMC2-PTM,X SETUP FOR CONTROL REGISTER1
                                          PTMC13-PTM,X SET OUTPUT ENABLED/
00359A F8F3 E7
                 84
                                   STB
00360
                                 SINGLE SHOT/ DUAL 8 BIT/INTERNAL MODE/OPERATE
00361A F8F5 6F
                                   CLR
                                          PTMC2-PTM,X SET CR2 BACK TO RESET FORM
                            * FALL INTO COMMAND PROCESSOR
00362
                            ***********
00364
00365
                                       COMMAND HANDLER
                               BREAKPOINTS ARE REMOVED AT THIS TIME.
00366
                               PROMPT FOR A COMMAND, AND STORE ALL CHARACTERS
00367
                               UNTIL A SEPARATOR ON THE STACK.
00368
                               SEARCH FOR FIRST MATCHING COMMAND SUBSET,
00369
                               CALL IT OR GIVE '?' RESPONSE.
00370
00371
                               DURING COMMAND SEARCH:
00372
                                   B=OFFSET TO NEXT ENTRY ON X
00373
                                   U=SAVED S
00374
                                   U-1=ENTRY SIZE+2
00375
                                   U-2=VALID NUMBER FLAG (>=0 VALID)/COMPARE CNT
00376
                                   U-3=CARRIAGE RETURN FLAG (0=CR HAS BEEN DONE)
00377
                                   U-4=START OF COMMAND STORE
                                   S+0=END OF COMMAND STORE
00378
```

PAGE 008 ASSIST09.SA:0 ASSIST09 - MC6809 MONITOR

00379				*****	*****	*****	******
00380A	F8F7	3F		CMD	SWI		TO NEW LINE
00381A	F8F8		06 A		FCB	PCRLF	FUNCTION
00382						BREAKPOIN'	
00383A			0646 FF42	CMDNEP		CBKLDR	OBTAIN BREAKPOINT POINTERS
00384A			0C F90A		BPL	CMDNOL	BRANCH IF NOT ARMED OR NONE
00385A			T.A. A.		NEGB	12// 12/19/200	MAKE POSITIVE
00386A			FA A	CHINDD	STB	BKPTCT	FLAG AS DISARMED
00387A 00388A			06 F90A	CWDDDL	BMI	CMDNOL	? FINISHED BRANCH IF SO
00389A			30 A		LDA		2,Y LOAD OPCODE STORED
00390A			Bl A		STA	[,Y++]	STORE BACK OVER "SWI"
00391A			F7 F901		BRA	CMDDDL	LOOP UNTIL DONE
00392A				CMDNOL		10,S	LOAD USERS PROGRAM COUNTER
00393A			93 A		STX	PCNTER	SAVE FOR EXPRESSION ANALYZER
00394A			3E A		LDA	#PROMPT	LOAD PROMPT CHARACTER
00395A	F910	3F			SWI		SEND TO OUTPUT HANDLER
00396A	F911		01 A		FCB	OUTCH	FUNCTION
00397A	F912	33	E4 A		LEAU	,S	REMEMBER STACK RESTORE ADDRESS
00398A	F914	DF	95 A		STU	PSTACK	REMEMBER STACK FOR ERROR USE
00399A					CLRA		PREPARE ZERO
00400A					CLRB		PREPARE ZERO
00401A			9B A		STD	NUMBER	CLEAR NUMBER BUILD AREA
00402A			8F A		STD	MISFLG	CLEAR MISCEL. AND SWICHT FLAGS
00403A			91 A		STD	TRACEC	CLEAR TRACE COUNT
00404A		_	02 A		LDAB PSHS	#2 D,CC	SET D TO TWO PLACE DEFAULTS ONTO STACK
00405A 00406	F 9 2 0	34	07 A			QUICK" CO.	
00407A	F922	17	0454 FD79		LBSR	READ	OBTAIN FIRST CHARACTER
00408A			8D 0581		LEAX		CR PRESET FOR SINGLE TRACE
00409A			2E A		CMPA	#1.	? QUICK TRACE
00410A	F92B	27	5A F987		BEQ	CMDXQT	BRANCH EQUAL FOR TRACE ONE
00411A			8D 04E9		LEAX	CMPADP+2	,PCR READY MEMORY ENTRY POINT
00412A			2F A		CMPA	#'/	? OPEN LAST USED MEMORY
00413A	F933	27	52 F987		BEQ	CMDXQT	BRANCH TO DO IT IF SO
00414						T CHARACT	
00415A				CMD2	CMPA	#'	? BLANK OR DELIMITER
00416A			14 F94D		BLS	CMDGOT	BRANCH YES, WE HAVE IT
00417A			02 A		PSHS	A _1 #	BUILD ONTO STACK
00418A 00419A			5F A 2F A		INC CMPA	-1,U #'/	COUNT THIS CHARACTER ? MEMORY COMMAND
00419A			4F F990		BEQ	CMDMEM	BRANCH IF SO
00421A			040B FD4F		LBSR	BLDHXC	TREAT AS HEX VALUE
00422A			02 F948		BEQ	CMD3	BRANCH IF STILL VALID NUMBER
00423A			SE A		DEC	-2,U	FLAG AS INVALID NUMBER
00424A			042E FD79		LBSR	READ	OBTAIN NEXT CHARACTER
00425A	F94B	20	E8 F935		BRA	CMD2	TEST NEXT CHARACTER
00426				* GOT		, NOW SEA	ARCH TABLES
00427A	F94D	80	OD A	CMDGOT	SUBA	#CR	SET ZERO IF CARRIAGE RETURN
00428A	F94F	A7	5D A		STA	-3,U	SETUP FLAG
00429A			C4 A		LDX		CMDL1 START WITH FIRST CMD LIST
00430A				CMDSCH		,X+	LOAD ENTRY LENGTH
00431A			10 F967		BPL	CMDSME	BRANCH IF NOT LIST END
00432A			EE A	•	LDX	VECTAB+.	CMDL2 NOW TO SECOND CMD LIST
00433A			F7 F953		INCB BEO	CWDSCR	? TO CONTINUE TO DEFAULT LIST
00434A 00435A				CMDBAD		CMDSCH PSTACK	BRANCH IF SO RESTORE STACK
00435A			8D 015A	CHDBND	LEAX		PCR POINT TO ERROR STRING
00430N		50	OD OLDE			Division , F	OT TOTAL TO DIMON DIMANO

PAGE 009 ASSIST	09.SA:0	ASSIST09	- MC6809	MONITOR
00437A F963 3F		SWI		SEND OUT
	02 A		PDATA1	TO CONSOLE
	90 F8F7		CMD	AND TRY AGAIN
00440		SEARCH NEXT		
00441A F967 5A		DSME DECB		TAKE ACCOUNT OF LENGTH BYTE
	5F A	CMPB	-1,U	? ENTERED LONGER THAN ENTRY
00443A F96A 24	03 F96F	BHS	CMDSIZ	BRANCH IF NOT TOO LONG
00444A F96C 3A		DFLS ABX		SKIP TO NEXT ENTRY
	E4 F953		CMDSCH	AND TRY NEXT
<del> </del>			-3,U	PREPARE TO COMPARE
00447A F971 A6	5F A		-1,U	LOAD SIZE+2
<del>-</del>	02 A 5E A	SUBA	#2	TO ACTUAL SIZE ENTERED SAVE SIZE FOR COUNTDOWN
00449A F975 A7 00450A F977 5A		STA DCMP DECB	-2,U	DOWN ONE BYTE
	80 A	LDA	, X+	NEXT COMMAND CHARACTER
	A2 A	CMPA	,-Y	? SAME AS THAT ENTERED
	EE F96C		CMDFLS	BRANCH TO FLUSH IF NOT
00454A F97E 6A	5E A		-2,U	COUNT DOWN LENGTH OF ENTRY
	F5 F977	BNE	CMDCMP	BRANCH IF MORE TO TEST
00456A F982 3A		ABX		TO NEXT ENTRY
00457A F983 EC	le A	LDD	-2,X	LOAD OFFSET
00458A F985 30	8B A	LEAX	D,X	COMPUTE ROUTINE ADDRESS+2
00459A F987 6D		DXQT TST	-3,U	SET CC FOR CARRIAGE RETURN TEST
00460A F989 32 00461A F98B AD	C4 A	LEAS JSR	,U -2 V	DELETE STACK WORK AREA CALL COMMAND
00461A F98B AD	lE A FF7A F90A	LBRA	-2,X CMDNOL	GO GET NEXT COMMAND
00462A F99D 10		DMEM TST	-2,U	? VALID HEX NUMBER ENTERED
00463A F990 0B	C8 F95C	BMI	CMDBAD	BRANCH ERROR IF NOT
00465A F994 30	88 AE A			MPADP,X TO DIFFERENT ENTRY
00466A F997 DC	9B A	LDD	NUMBER	LOAD NUMBER ENTERED
00467A F999 20	EC F987	BRA	CMDXQT	AND ENTER MEMORY COMMAND
				D AC A CORPORATION OFFICE
00469 00470	**			D AS A SUBROUTINE WITH: RECT PAGE WORK AREA
00470	**	ロトバー / いいい		URN ENTERED
00472	. **			RETURN DELIMITER
00473	**	S=NORMAI	RETURN	ADDRESS
00474				MAY BE ENTERED TO ISSUE AN
00475	**	AN ERROR FI	LAG (*).	
00477	**	*****	******	*******
00478	*	ASSIS	ST09 COMM	AND TABLES
00479	*			LT COMMAND TABLES. EXTERNAL
00480	*	TABLES OF	THE SAME	FORMAT MAY EXTEND/REPLACE
00481	*	THESE BY US	SING THE	VECTOR SWAP FUNCTION.
00482	*			
00483		ENTRY FORMA		
00484	*			OF ENTRY (INCLUDING THIS BYTE)
00485 00486	*		MMAND STR O BYTE OF	FSET TO COMMAND (ENTRYADDR-*)
00487	*	· *4 • • • T AA	C DIII OI	1022 TO COMBINE (BITTITION )
00488	*	THE TABLES	TERMINAT	E WITH A ONE BYTE -1 OR -2.
00489	*	THE -1 CON		E COMMAND SEARCH WITH THE
00490	*	250		ND TABLE.
00491	*	THE -2 TER	MINATES C	OMMAND SEARCHES.
00492	**			

PAGE 010 ASSIS	T09.SA:0		ASSISTO	9 <b>-</b> MC6809	MONITOR
00494 00495			IS THE	DEFAULT I	LIST FOR THE SECOND COMMAND
00496A F99B	FE	A CMDTB2		-2	STOP COMMAND SEARCHES
00498				DEFAULT L	LIST FOR THE FIRST COMMAND
00499 00500	F99C	A CMDTBL	ENTRY.	*	MONITOR COMMAND TABLE
00501A F99C	04	A	FCB	4	FRATION COMMAND TABLE
00502A F99D	42	A	FCC	/B/	BREAKPOINT' COMMAND
00503A F99E	054D	A	FDB	CBKPT-*	
00504A F9A0 00505A F9A1	04 43	A	FCB FCC	4	ICALLI COMMAND
00506A F9A2	0417	Â	FDB	/C/ CCALL-*	'CALL' COMMAND
00507A F9A4	04	A	FCB	4	
00508A F9A5	44	A	FCC	/D/	'DISPLAY' COMMAND
00509A F9A6 00510A F9A8	049D 04	A	FDB FCB	CDISP-*	
00510A F9A9	45	A A	FCC	/E/	'ENCODE' COMMAND
00512A F9AA	059F	Ä	FDB	CENCDE-*	ENCODE COMMENT
00513A F9AC	04	A	FCB	4	
00514A F9AD	47	A	FCC	/G/	'GO' COMMAND
00515A F9AE 00516A F9B0	03D2 04	A A	FDB FCB	CGO <del></del> *	
00510A F9B1	4C	A	FCC	/L/	'LOAD' COMMAND
00518A F9B2	04DD	A	FDB	CLOAD-*	
00519A F9B4	04	Α	FCB	4	
00520A F9B5 00521A F9B6	4D 040D	A A	FCC FDB	/M/ CMEM-*	'MEMORY' COMMAND
00522A F9B8	0405	A	FCB	4	
00523A F9B9	4E	A	FCC	/N/	'NULLS' COMMAND
00524A F9BA	04FD	A	FDB	CNULLS-*	
00525A F9BC	04	A	FCB	4	tonnumt on
00526A F9BD 00527A F9BE	4F 050A	A A	FCC FDB	/O/ COFFS-*	'OFFSET' COMMAND
00528A F9C0	04	A	FCB	4	
00529A F9C1	50	Α	FCC	/P/	'PUNCH' COMMAND
00530A F9C2	04AF	A	FDB	CPUNCH-*	
00531A F9C4 00532A F9C5	04 52	A A	FCB FCC	4 /R/	'REGISTERS' COMMAND
00533A F9C6	0284	A	FDB	CREG-*	REGISTERS COMMAND
00534A F9C8	04	A	FCB	4	
00535A F9C9	53	A	FCC	/S/	'STLEVEL' COMMAND
00536A F9CA 00537A F9CC	04F2 04	A A	FDB FCB	CSTLEV-*	
00538A F9CD	54	A	FCC	/T/	'TRACE' COMMAND
00539A F9CE	04D6	A	FDB	CTRACE-*	
00540A F9D0	04	A	FCB	4	
00541A F9D1 00542A F9D2	56 04CF	A A	FCC FDB	/V/ CVER <del>-</del> *	'VERIFY' COMMAND
00542A F9D2	0401	A	FCB	4	
00544A F9D5	57	A	FCC	/W/	'WINDOW' COMMAND
00545A F9D6	0468	A	FDB	CWINDO-*	DUD
00546A F9D8	FF	Α	FCB	-1	END, CONTINUE WITH THE SECOND
00548			*****	*****	*******
00549		*		(SWI FUNC	CTIONS 4 AND 5]

```
PAGE 011 ASSISTO9.SA:0
                           ASSISTO9 - MC6809 MONITOR
00550
                                4 - OUT2HS - DECODE BYTE TO HEX AND ADD SPACE
00551
                                5 - OUT4HS - DECODE WORD TO HEX AND ADD SPACE
00552
                          * INPUT: X->BYTE OR WORD TO DECODE
00553
                          * OUTPUT: CHARACTERS SENT TO OUTPUT HANDLER
                                 X->NEXT BYTE OR WORD
00554
00555
                                       ,X+
00557A F9D9 A6
                80
                        A ZOUT2H LDA
                                                LOAD NEXT BYTE
00558A F9DB 34
                06
                        Α
                                 PSHS
                                        D
                                                 SAVE - DO NOT REREAD
00559A F9DD C6
                                                 SHIFT BY 4 BITS
                                        #16
                10
                        Α
                                 LDB
00560A F9DF 3D
                                 MUL
                                                 WITH MULTIPLY
00561A F9E0 8D
                04
                     F9E6
                                 BSR
                                        ZOUTHX
                                                 SEND OUT AS HEX
00562A F9E2 35
                06
                                 PULS
                                                 RESTORE BYTES
                       Α
                                        D
00563A F9E4 84
                                        #$0F
                0F
                        Α
                                 ANDA
                                                 ISOLATE RIGHT HEX
00564A F9E6 8B
                        A ZOUTHX ADDA
                90
                                        #$90
                                                 PREPARE A-F ADJUST
00565A F9E8 19
                                 DAA
                                                 ADJUST
00566A F9E9 89
                                        #$40
                40
                                 ADCA
                                                 PREPARE CHARACTER BITS
00567A F9EB 19
                                 DAA
                                                 ADJUST
                                       [VECTAB+.CODTA,PCR] SEND TO OUT HANDLER
00568A F9EC 6E
                9D E5EE
                          SEND
                                 JMP
                     F9D9 ZOT4HS BSR ZOUT2H
F9D9 ZOT2HS BSR ZOUT2H
STX 4,S
                                        ZOUT2H
00570A F9F0 8D
                E7
                                                 CONVERT FIRST BYTE
00571A F9F2 8D
                E5
                                                 CONVERT BYTE TO HEX
00572A F9F4 AF
                64
                                                 UPDATE USERS X REGISTER
                          * FALL INTO SPACE ROUTINE
00573
00575
                          **************
                          * [SWI FUNCTION 7]
00576
00577
                                   SPACE - SEND BLANK TO OUTPUT HANDLER
                          * INPUT: NONE
00578
                           * OUTPUT: BLANK SEND TO CONSOLE HANDLER
00579
                          **********
00580
                     A ZSPACE LDA # LOAD BLANK
FA37 BRA ZOTCH2 SEND AND RETURN
00581A F9F6 86
                 20
00582A F9F8 20
                3D
00584
00585
                                    [SWI FUNCTION 9]
00586
                                   SWAP VECTOR TABLE ENTRY
                           * INPUT: A=VECTOR TABLE CODE (OFFSET)
00587
00588
                                 X=0 OR REPLACEMENT VALUE
                          00589
00590
                        A ZVSWTH LDA 1,S LOAD REQUESTERS A
00591A F9FA A6
                 61
                                                ? SUB-CODE TOO HIGH
00592A F9FC 81
                 34
                        A
                              CMPA #HIVTR
00593A F9FE 22 39
00594A FA00 109E C2
                                        ZOTCH3 IGNORE CALL IF SO VECTAB+.AVTBL LOAD VECTOR TABLE ADDRESS
                      FA39
                                 BHI
                                 LDY
                        Α
                                                 U=OLD ENTRY
00595A FA03 EE
                                 LDU
                                        A,Y
                 A6
                        Α
00596A FA05 EF
00597A FA07 AF
                                 STU
                                        4,S
-2,S
                                                 RETURN OLD VALUE TO CALLERS X
                                                 ? X=0
                                 STX
                 7E
                        Α
                                                 YES, DO NOT CHANGE ENTRY
00598A FA09 27
                 2E
                      FA39
                                 BEQ
                                        ZOTCH3
                       A
                                        A,Y
                                                 REPLACE ENTRY
00599A FA0B AF
                                 STX
                 Α6
                                      ZOTCH3
00600A FAOD 20
                      FA39
                                 BRA
                                                 RETURN FROM SWI
                           *D
```

00601

```
PAGE 012 ASSIST09.SA:0
                               ASSIST09 - MC6809 MONITOR
                          ************
00603
00604
                                              [SWI FUNCTION 0]
00605
                              INCHNP - OBTAIN INPUT CHAR IN A (NO PARITY)
                             NULLS AND RUBOUTS ARE IGNORED.
00606
00607
                             AUTOMATIC LINE FEED IS SENT UPON RECIEVING A
                                CARRIAGE RETURN.
00608
                             UNLESS WE ARE LOADING FROM TAPE.
00609
                          ********
00610
                     FAGE ZINCHP BSR
00611A FAOF 8D
                5D
                                       XQPAUS
                                                RELEASE PROCESSOR
                     FA72 ZINCH BSR
                                                CALL INPUT DATA APPENDAGE
00612A FAll 8D
                                       XQCIDT
                5F
00613A FA13 24
                                                LOOP IF NONE AVAILABLE
                FA
                     FA0F
                                BCC
                                       ZINCHP
00614A FA15 4D
                                                ? TEST FOR NULL
                                TSTA
00615A FA16 27
                F9
                                BEQ
                                       ZINCH
                                                IGNORE NULL
                     FAll
00616A FA18 81
                7F
                       Α
                                CMPA
                                       #$7F
                                                ? RUBOUT
00617A FAlA 27
                                                BRANCH YES TO IGNORE
                F5
                     FAll
                                BEQ
                                       ZINCH
00618A FAIC A7
                61
                                                STORE INTO CALLERS A
                     Α
                                STA
                                       l,s
00619A FA1E 0D
                                TST
                                       MISFLG
                8F
                        Α
                                                ? LOAD IN PROGRESS
00620A FA20 26
                17
                     FA39
                                BNE
                                       ZOTCH3
                                                BRANCH IF SO TO NOT ECHO
                                CMPA
00621A FA22 81
                0D
                       Α
                                       #CR
                                                ? CARRIAGE RETURN
00622A FA24 26
                04
                                                NO, TEST ECHO BYTE
                     FA2A
                                BNE
                                       ZIN2
00623A FA26 86
                                                LOAD LINE FEED
                0A
                                LDA
                                       #LF
                       Α
                                       SEND
00624A FA28 8D
                C2
                     F9EC
                                 BSR
                                                ALWAYS ECHO LINE FEED
00625A FA2A 0D
                      A ZIN2
                                TST
                                       VECTAB+.ECHO ? ECHO DESIRED
                F4
00626A FA2C 26
                0B
                     FA39
                                 BNE
                                       ZOTCH3
                                                NO, RETURN
                           FALL THROUGH TO OUTCH
00627
00629
                                         [SWI FUNCTION 1]
00630
                                    OUTCH - OUTPUT CHARACTER FROM A
00631
00632
                             INPUT: NONE
00633
                             OUTPUT: IF LINEFEED IS THE OUTPUT CHARACTER THEN
                                      C=0 NO CTL-X RECIEVED, C=1 CTL-X RECIEVED
00634
                          ********
00635
                                        1,S
                        A ZOTCH1 LDA
                                                LOAD CHARACTER TO SEND
00636A FA2E A6
                61
                8C 09
00637A FA30 30
                                 LEAX
                                        <ZPCRLS, PCR DEFAULT FOR LINE FEED
                                                ? LINE FEED
00638A FA33 81
                0A
                                 CMPA
                                        #LF
                        Α
00639A FA35 27
                 0F
                     FA46
                                 BEQ
                                        ZPDTLP
                                                BRANCH TO CHECK PAUSE IF SO
                     F9EC ZOTCH2 BSR
00640A FA37 8D
                                        SEND
                                                SEND TO OUTPUT ROUTINE
                B3
00641A FA39 OC
                90
                        A ZOTCH3 INC
                                        SWICNT
                                                BUMP UP "SWI" TRACE NEST LEVEL
                                                RETURN FROM "SWI" FUNCTION
00642A FA3B 3B
                                 RTI
00644
                          ***************
00645
                                         [SWI FUNCTION 6]
00646
                                  PCRLF - SEND CR/LF TO CONSOLE HANDLER
                             INPUT: NONE
00647
                             OUTPUT: CR AND LF SENT TO HANDLER
00648
                          * C=0 NO CTL-X, C=1 CTL-X RECIEVED
00649
00650
00652A FA3C
                        A ZPCRLS FCB
                                        EOT
                                                 NULL STRING
                 04
00654A FA3D 30
                 8C FC
                                        ZPCRLS, PCR READY CR, LF STRING
                          ZPCRLF LEAX
00655
                          * FALL INTO CR/LF CODE
```

```
---
```

00710A FA5A 24

05

FA61

```
PAGE 013 ASSISTO9.SA:0
                                ASSISTO9 - MC6809 MONITOR
00657
00658
                                        [SWI FUNCTION 3]
                           ×
00659
                                   PDATA - OUTPUT CR/LF AND STRING
                           * INPUT: X->STRING
00660
                           * OUTPUT: CR/LF AND STRING SENT TO OUTPUT CONSOLE
00661
00662
                                    HANDLER.
                           *
                                C=0 NO CTL-X, C=1 CTL-X RECIEVED
00663
                            NOTE: LINE FEED MUST FOLLOW CARRIAGE RETURN FOR
00664
                          * PROPER PUNCH DATA.
00665
00666
                                                 LOAD CARRIAGE RETURN
                        A ZPDATA LDA
                                        #CR
00667A FA40 86
                OD
                          BSR
                                        SEND
                                                 SEND IT
00668A FA42 8D
                A8
                     F9EC
                                 LDA
                                        #LF
                                                 LOAD LINE FEED
00669A FA44 86
                 0A
                           * FALL INTO PDATA1
00670
                           *********
00672
00673
                                        [SWI FUNCTION 2]
00674
                                    PDATA1 - OUTPUT STRING TILL EOT ($04)
                             THIS ROUTINE PAUSES IF AN INPUT BYTE BECOMES
00675
                             AVAILABLE DURING OUTPUT TRANSMISSION UNTIL A
00676
00677
                             SECOND IS RECIEVED.
                            INPUT: X->STRING
00678
                            OUTPUT: STRING SENT TO OUTPUT CONSOLE DRIVER
00679
                                    C=0 NO CTL-X, C=1 CTL-X RECIEVED
00680
                           **********
00681
                      F9EC ZPDTLP BSR SEND
                                                SEND CHARACTER TO DRIVER
00682A FA46 8D
                 A4
                                        ,X+
00683A FA48 A6
                 80
                        A ZPDTA1 LDA
                                                 LOAD NEXT CHARACTER
00684A FA4A 81
00685A FA4C 26
                                         #EOT
                                                 ? EOT
                 04
                        Α
                                  CMPA
                                         ZPDTLP
                                                LOOP IF NOT
                                 BNE
                 F8
                      FA46
                           * FALL INTO PAUSE CHECK FUNCTION
00686
00688
                                       [SWI FUNCTION 12]
00689
00690
                                 PAUSE - RETURN TO TASK DISPATCHING AND CHECK
                                         FOR FREEZE CONDITION OR CTL-X BREAK
00691
00692
                             THIS FUNCTION ENTERS THE TASK PAUSE HANDLER SO
                              OPTIONALLY OTHER 6809 PROCESSES MAY GAIN CONTROL.
00693
                              UPON RETURN, CHECK FOR A 'FREEZE' CONDITION WITH A RESULTING WAIT LOOP, OR CONDITION CODE
00694
00695
                             RETURN IF A CONTROL-X IS ENTERED FROM THE INPUT
00696
00697
                              HANDLER.
                           * OUTPUT: C=1 IF CTL-X HAS ENTERED, C=0 OTHERWISE
00698
00699
                                         XQPAUS RELEASE CONTROL AT EVERY LINE
                      FA6E ZPAUSE BSR
00700A FA4E 8D
                 1E
00701A FA50 8D
                                                  CHECK FOR FREEZE OR ABORT
                      FA58
                                         CHKABT
                 06
                                  BSR
                                  TFR
                                         CC,B
                                                  PREPARE TO REPLACE CC
00702A FA52 1F
                 Α9
                       Α
                                                  OVERLAY OLD ONE ON STACK
00703A FA54 E7
                         Α
                                  STB
                                         ,s
                 E4
00704A FA56 20
                                         ZOTCH3
                                                  RETURN FROM "SWI"
                      FA39
                                  BRA
                 El
                           * CHKABT - SCAN FOR INPUT PAUSE/ABORT DURING OUTPUT
00706
                           * OUTPUT: C=0 OK, C=1 ABORT (CTL-X ISSUED)
00707
                           * VOLATILE: U,X,D
00708
                 18
                      FA72 CHKABT BSR
                                        XQCIDT
                                                  ATTEMPT INPUT
00709A FA58 8D
                                                BRANCH NO TO RETURN
```

CHKRTN

BCC

PAGE 014 A	SSIST09.S	A:0	ASSISTO	9 - MC6809	9 MONITOR
00711A FA5C 00712A FA5E 00713A FA60 00714A FA61	26 02 53	A FA62 CHKSEC CHKRTN		#CAN CHKWT	? CTL-X FOR ABORT BRANCH NO TO PAUSE SET CARRY RETURN TO CALLER WITH CC SET
00715A FA62 00716A FA64 00717A FA66 00718A FA68 00719A FA6A 00720A FA6C 00721A FA6D	8D OA 8D OC 24 FA 81 18 27 F4 4F	FA6E CHKWT FA72 FA62 A FA60	BSR BSR BCC CMPA BEQ CLRA RTS	XQPAUS XQCIDT CHKWT #CAN CHKSEC	PAUSE FOR A MOMENT ? KEY FOR START LOOP UNTIL RECIEVED ? ABORT SIGNALED FROM WAIT BRANCH YES SET C=0 FOR NO ABORT AND RETURN
00723 00724A FA6E 00725A FA72 00726A FA76 00727A FA78	AD 9D E 84 7F	578 XQPAUS	JMP		PS .PAUSE,PCR] TO PAUSE ROUTINE .CIDTA,PCR] TO INPUT ROUTINE STRIP PARITY RETURN TO CALLER
00729 00730 00731 00732 00733 00734 00735		*	NMI HAN CE PRIN CE LEVE CING CO	I DEFAULT NDLER IS TOUTS OCC L IS NOT NTINUES U ENTERED	*******************  INTERRUPT HANDLER  USED FOR TRACING INSTRUCTIONS.  UR ONLY AS LONG AS THE STACK  BREACHED BY FALLING BELOW IT.  NTIL THE COUNT TURNS ZERO OR  FROM THE INPUT CONSOLE DEVICE.
00738A FA79	4F	A MSHOWE	FCB	'0,'P,'-	,EOT OPCODE PREP
00740A FA7D 00741A FA7F 00742A FA81 00743A FA83 00744A FA85 00745A FA87 00746A FA89 00747A FA8B 00748A FA8D	0D 8F 26 34 0D 90 2B 29 30 6C 9C F8 25 23	FAC1 NMIR A FAB7 A FAB0 A A FAB0	BSR TST BNE TST BMI LEAX CMPX BLO LEAX	LDDP MISFLG NMICON SWICNT NMITRC 12,S SLEVEL NMITRC MSHOWP,P	LOAD PAGE AND VERIFY STACK ? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY CR LOAD OP PREP
00749A FA90 00750A FA91 00751A FA92 00752A FA94 00753A FA98 00754A FA99	3F 02 09 8E 30 8D E	A A	SWI FCB ROL LEAX SWI FCB	PDATAL DELIM	SEND TO CONSOLE FUNCTION SAVE CARRY BIT CR POINT TO LAST OP SEND OUT AS HEX FUNCTION
00755A FA9A 00756A FA9C 00757A FA9E 00758A FAAO 00759A FAA2 00760A FAA4	25 37 06 8E 25 33 9E 91	FAB3 FAD5 A FAD5 A FAD5	BSR BCS ROR BCS LDX BEQ	REGPRS ZBKCMD DELIM ZBKCMD TRACEC ZBKCMD	FOLLOW MEMORY WITH REGISTERS BRANCH IF "CANCEL" RESTORE CARRY BIT BRANCH IF "CANCEL" LOAD TRACE COUNT IF ZERO TO COMMAND HANDLER
00761A FAA6 00762A FAA8 00763A FAAA 00764A FAAC 00765A FAAE	30 1F 9F 91 27 29 8D AA	A A FAD5 FA58 FAD5	LEAX STX BEQ BSR BCS	-1,X TRACEC ZBKCMD CHKABT ZBKCMD	MINUS ONE REFRESH STOP TRACE WHEN ZERO ? ABORT THE TRACE BRANCH YES TO COMMAND HANDLER

PAGE 015 ASSIS	r09.SA:0	ASSIST09 - MC6809 MONITOR
00766A FAB0 16	03F7 FEAA NMITRC	LBRA CTRCE3 NO, TRACE ANOTHER INSTRUCTION
00768A FAB3 17 00769A FAB6 39	01B9 FC6F REGPRS	LBSR REGPRT PRINT REGISTERS AS FROM COMMAND RTS PRINT REGISTERS AS FROM COMMAND RETURN TO CALLER
00771 00772A FAB7 UF 00773A FAB9 17 00774A FABC 3B	* JUST 8F A NMICON 02EB FDA7 RTI	EXECUTED THRU A BRKPNT. NOW CONTINUE NORMALLY CLR MISFLG CLEAR THRU FLAG LBSR ARMBK2 ARM BREAKPOINTS RTI AND CONTINUE USERS PROGRAM
00776 00777 00778 00779 00780	* AN I * HAND * INPU	P - SETUP DIRECT PAGE REGISTER, VERIFY STACK. INVALID STACK CAUSES A RETURN TO THE COMMAND DLER. DT: FULLY STACKED REGISTERS FROM AN INTERRUPT PUT: DPR LOADED TO WORK PAGE
00782A FABD	3F A ERRMSG	FCB '?,BELL,\$20,EOT ERROR RESPONSE
00784A FAC1 E6 00785A FAC5 1F 00786A FAC7 A1 00787A FAC9 27 00788A FACB 10DE 00789A FACE 30 00790A FAD1 3F 00791A FAD2 00792	8C EC ERROR 03 A	LDB BASEPG,PCR LOAD DIRECT PAGE HIGH BYTE TFR B,DP SETUP DIRECT PAGE REGISTER CMPA 3,S ? IS STACK VALID BEQ RTS YES, RETURN LDS RSTACK RESET TO INITIAL STACK POINTER LEAX ERRMSG,PCR LOAD ERROR REPORT SWI SEND OUT BEFORE REGISTERS FCB PDATA ON NEXT LINE LINTO BREAKPOINT HANDLER
00794 00795 00796 00797 00798 00799A FAD3 8D 00800A FAD5 16	* * * PRI *****	(SWI FUNCTION 10]  BREAKPOINT PROGRAM FUNCTION  INT REGISTERS AND GO TO COMMAND HANLER  ***********************************
00802		******
00803 00804 00805	* THE	IRQ, RESERVED, SWI2 AND SWI3 INTERRUPT HANDLERS E DEFAULT HANDLING IS TO CAUSE A BREAKPOINT.
00806 00807 00808 00809A FAD8 8D 00810A FADA 20	FAD8 A SWI2R FAD8 A SWI3R FAD8 A IRQR E7 FAC1 RSRVDF F7 FAD3	EQU * IRQ ENTRY
		******

PAGE 016 ASSISTO	9.SA:0 ASSI	ST09 - MC6809 MONITOR
00818 00819 00820	* DEF	**************************************
00822 00823 00824 00825A FADC DE FO 00826A FADE A6 CA 00827A FAE0 44 00828A FAE1 24 02 00829A FAE3 A6 42 00830A FAE5 39	* OUTPUT:     * U VOLATI O A CIDTA LDU A LDA LSR LSR	VECTAB+.ACIA LOAD ACIA ADDRESS ,U LOAD STATUS REGISTER A TEST RECIEVER REGISTER FLAG CIRTN RETURN IF NOTHING 1,U LOAD DATA BYTE
00836A FAE6 86 000837A FAE8 9E F00838A FAEA A7 800839A FAEC 86 5	* COON - CO * A,X VOL * A,X VOL * A CION EQU * COON LDA	* #3 RESET ACIA CODE VECTAB+.ACIA LOAD ACIA ADDRESS ,X STORE INTO STATUS REGISTER #\$51 SET CONTROL ,X REGISTER UP
	PAFO A CIOFF EQU	OWING HAVE NO DUTIES TO PERFORM RTS CONSOLE INPUT OFF RTS CONSOLE OUTPUT OFF
00847 00848 00849 00850	* INPUT: A * OUTPUT:	OUTPUT CHARACTER TO CONSOLE DEVICE =CHARACTER TO SEND CHAR SENT TO TERMINAL WITH PROPER PADDING STERS TRANSPARENT
00853A FAF3 DE F 00854A FAF5 8D 1 00855A FAF7 81 1 00856A FAF9 27 1 00857A FAFB D6 F 00858A FAFD 81 0 00859A FAFF 26 0 00860A FB01 D6 F 00861A FB03 4F 00862A FB04 E7 E 00863A FB06 8 00864A FB07 8D 0 00865A FB09 6A E 00866A FB09 2A F	47 A CODTA PSH F0 A LDU LB FB12 BSH L0 A CMH L12 FB0D BE0 F2 A LDH D0 A CMH D12 FB03 BNH D12 FB03 BNH E4 A STH BC A FCI E4 A DE0 FB12 CODTLP BSH E4 A DE0 FFA FB07 BPH C7 A CODTRT PUI	VECTAB+.ACIA ADDRESS ACIA CODTAO CALL OUTPUT CHAR SUBROTINE A #DLE ? DATA LINE ESCAPE CODTRT YES, RETURN VECTAB+.PAD DEFAULT TO CHAR PAD COUNT A #CR ? CR CODTPD BRANCH NO VECTAB+.PAD+1 LOAD NEW LINE PAD COUNT CREATE NULL S SAVE COUNT S SKIP2 ENTER LOOP CODTAO SEND NULL S, ? FINISHED CODTLP NO, CONTINUE WITH MORE
00870A FB12 E6 C	FF5C FA6E CODTAD LBS C4 A CODTAO LDS 02 A BI	JU LOAD ACIA CONTROL REGISTER

PAGE 017 ASSIST09.SA:0 ASSISTO9 - MC6809 MONITOR 00872A FB16 27 FB0F F7 BEQ CODTAD RELEASE CONTROL IF NOT 00873A FB18 A7 STA STORE INTO DATA REGISTER 41 Α 1,0 00874A FB1A 39 RETURN TO CALLER RTS \*E 00875 00877 \* BSON - TURN ON READ/VERIFY/PUNCH MECHANISM 00878 \* A IS VOLATILE 00880A FB1B 86 11 A BSON #\$11 SET READ CODE LDA 00881A FB1D 6D 66 TST 6,S ? READ OR VERIFY 00882A FB1F 26 FB22 BRANCH YES **n** 1 BNE BSON2 00883A FB21 4C **INCA** SET TO WRITE 00884A FB22 3F BSON2 SWI PERFORM OUTPUT 00885A FB23 01 Α **FCB** OUTCH FUNCTION 00886A FB24 0C 8F MISFLG SET LOAD IN PROGRESS FLAG Α INC 00887A FB26 39 RTS RETURN TO CALLER 00889 \* BSOFF - TURN OFF READ/VERIFY/PUNCH MECHANISM 00890 \* A,X VOLATILE 00891A FB27 86 A BSOFF LDA TO DC4 - STOP 14 #\$14 00892A FB29 3F SWI SEND OUT 00893A FB2A FCB OUTCH 01 FUNCTION A CHANGE TO DC3 (X-OFF) 00894A FB2B 4A **DECA** 00895A FB2C 3F SEND OUT SWI 00896A FB2D 01 Α **FCB** OUTCH FUNCTION 00897A FB2E 0A 8F A DEC MISFLG CLEAR LOAD IN PROGRESS FLAG 00898A FB30 8E DELAY 1 SECOND (2MHZ CLOCK) 61A8 Α LDX #25000 A BSOFLP COUNT DOWN 00899A FB33 30 1F LEAX -1,X 00900A FB35 26 LOOP TILL DONE FC FB33 BNE BSOFLP RETURN TO CALLER 00901A FB37 39 RTS 00903 \* BSDTA - READ/VERIFY/PUNCH HANDLER INPUT: S+6=CODE BYTE, VERIFY(-1), PUNCH(0), LOAD(1) 00904 00905 S+4=START ADDRESS 00906 S+2=STOP ADDRESS 00907 S+0=RETURN ADDRESS 00908 OUTPUT: Z=1 NORMAL COMPLETION, Z=0 INVALID LOAD/VER 00909 REGISTERS ARE VOLATILE 00911A FB38 EE 62 A BSDTA LDU 2,S U=TO ADDRESS OR OFFSET 00912A FB3A 6D 66 Α TST 6,S ? PUNCH 00913A FB3C 27 54 FB92 BEQ BSDPUN BRANCH YES 00914 DURING READ/VERIFY: S+2=MSB ADDRESS SAVE BYTE 00915 S+1=BYTE COUNTER 00916 \* S+0=CHECKSUM U HOLDS OFFSET 00917 -3,S 00918A FB3E 32 ROOM FOR WORK/COUNTER/CHECKSUM 7 D A LEAS 00919A FB40 3F BSDLD1 SWI GET NEXT CHARACTER 00920A FB41 00 Α FCB INCHNP FUNCTION 00921A FB42 81 53 A BSDLD2 CMPA # \* S ? START OF S1/S9 00922A FB44 26 BSDLD1 BRANCH NOT FA FB40 BNE 00923A FB46 3F GET NEXT CHARACTER SWI

PAGE 018 ASSIST09.SA:0 ASSIST09 - MC6809 MONITOR								
FAGE UI	0 A	22121	.U9.5M		,	13513103	- MC0009	MONITOR
00924A F			00	A		FCB	INCHNP	FUNCTION
00925A F			39	Α		CMPA	#'9	? HAVE S9
00926A F 00927A F			22 31	FB6E A		BEQ CMPA	BSDSRT #'1	YES, RETURN GOOD CODE ? HAVE NEW RECORD
00927A F			F2	FB42		BNE	BSDLD2	BRANCH IF NOT
00929A F			E4	A		CLR	,S	CLEAR CHECKSUM
00930A F			21	FB75		BSR	BYTE	OBTAIN BYTE COUNT
00931A F	B54	E7	61	Α		STB	1,S	SAVE FOR DECREMENT
00932	_ = 4				* READ	ADDRESS		
00933A F			1D	FB75		BSR		OBTAIN HIGH VALUE
00934A F			62 19	A FB75		STB	2,S	SAVE IT
00936A F			62	A A		BSR LDA	BYTE 2,S	OBTAIN LOW VALUE MAKE D=VALUE
00937A F			СВ	A		LEAY	D,U	Y=ADDRESS+OFFSET
00938					* STORE	TEXT	•	
00939A F			13		BSDNXT		BYTE	NEXT BYTE
00940A F			OC	FB70		BEQ	BSDEOL	BRANCH IF CHECKSUM
00941A F			69	A		TST	9,S	? VERIFY ONLY
00942A F			02 A4	FB6A A		BMI STB	BSDCMP Y	YES, ONLY COMPARE STORE INTO MEMORY
00944A F			AO		BSDCMP		,Y+	? VALID RAM
00945A F			F2	FB60		BEQ	BSDNXT	YES, CONTINUE READING
00946A F	B6E	35	92	Α	BSDSRT	PULS	PC,X,A	RETURN WITH Z SET PROPER
000402 5		40			nannot	71101		S
00948A F			CD	FB40	BSDEOL	BEQ	pent n1	? VALID CHECKSUM BRANCH YES
00950A F			F9	FB6E		BRA	BSDLD1 BSDSRT	RETURN Z=O INVALID
	5.5							
00952		_	_					UE FROM TWO HEX DIGITS IN
00953A F			12	FB89	BYTE	BSR	BYTHEX	OBTAIN FIRST HEX
00954A F			10	A		LDB MUL	#16	PREPARE SHIFT OVER TO A
00956A F			0D	FB89		BSR	BYTHEX	OBTAIN SECOND HEX
00957A F			04	A		PSHS	В	SAVE HIGH HEX
00958A F	B7E	AB	E0	Α		ADDA	,S+	COMBINE BOTH SIDES
00959A F			89	_				
00960A F	B82			A		TFR	A,B	SEND BACK IN B
00961A F			62	Α		ADDA	2,5	COMPUTE NEW CHECKSUM
		A7	62	A A		ADDA STA	2,S 2,S	COMPUTE NEW CHECKSUM STORE BACK
00962A F	B86	A7 6A		Α	BYTRTS	ADDA STA DEC	2,5	COMPUTE NEW CHECKSUM STORE BACK DECREMENT BYTE COUNT
	B86	A7 6A	62	A A	BYTRTS	ADDA STA DEC	2,S 2,S	COMPUTE NEW CHECKSUM STORE BACK
00962A F	B86 B88	A7 6A 39	62	A A	BYTRTS BYTHEX	ADDA STA DEC RTS	2,S 2,S	COMPUTE NEW CHECKSUM STORE BACK DECREMENT BYTE COUNT
00962A F 00963A F 00965A F 00966A F	B86 B88 B89 B8A	A7 6A 39 3F	62 63	A A A		ADDA STA DEC RTS SWI FCB	2,S 2,S 3,S	COMPUTE NEW CHECKSUM STORE BACK DECREMENT BYTE COUNT RETURN TO CALLER GET NEXT HEX CHARACTER
00962A F 00963A F 00965A F 00966A F 00967A F	B86 B88 B89 B8A B8B	A7 6A 39 3F	62 63 00 01D4	A A A FD62		ADDA STA DEC RTS SWI FCB LBSR	2,S 2,S 3,S INCHNP CNVHEX	COMPUTE NEW CHECKSUM STORE BACK DECREMENT BYTE COUNT RETURN TO CALLER  GET NEXT HEX CHARACTER CONVERT TO HEX
00962A F 00963A F 00965A F 00966A F 00967A F 00968A F	B86 B88 B89 B8A B8B B8E	A7 6A 39 3F 17 27	62 63 00 01D4 F8	A A A FD62 FB88	вутнех	ADDA STA DEC RTS SWI FCB LBSR BEQ	2,S 2,S 3,S INCHNP CNVHEX BYTRTS	COMPUTE NEW CHECKSUM STORE BACK DECREMENT BYTE COUNT RETURN TO CALLER  GET NEXT HEX CHARACTER CONVERT TO HEX RETURN IF VALID HEX
00962A F 00963A F 00965A F 00966A F 00967A F	B86 B88 B89 B8A B8B B8E	A7 6A 39 3F 17 27	62 63 00 01D4	A A A FD62	вутнех	ADDA STA DEC RTS SWI FCB LBSR	2,S 2,S 3,S INCHNP CNVHEX BYTRTS	COMPUTE NEW CHECKSUM STORE BACK DECREMENT BYTE COUNT RETURN TO CALLER  GET NEXT HEX CHARACTER CONVERT TO HEX
00962A F 00963A F 00965A F 00966A F 00967A F 00968A F 00969A F	B86 B88 B89 B8A B8B B8E	A7 6A 39 3F 17 27	62 63 00 01D4 F8	A A A FD62 FB88	BYTHEX	ADDA STA DEC RTS SWI FCB LBSR BEQ PULS	2,S 2,S 3,S INCHNP CNVHEX BYTRTS PC,U,Y,X	COMPUTE NEW CHECKSUM STORE BACK DECREMENT BYTE COUNT RETURN TO CALLER  GET NEXT HEX CHARACTER CONVERT TO HEX RETURN IF VALID HEX A RETURN TO CALLER WITH Z=0
00962A F 00963A F 00965A F 00966A F 00967A F 00969A F	B86 B88 B89 B8A B8B B8E	A7 6A 39 3F 17 27	62 63 00 01D4 F8	A A A FD62 FB88	BYTHEX  * PUNCE	ADDA STA DEC RTS SWI FCB LBSR BEQ PULS	2,S 2,S 3,S INCHNP CNVHEX BYTRTS PC,U,Y,X, USE: S+8=	COMPUTE NEW CHECKSUM STORE BACK DECREMENT BYTE COUNT RETURN TO CALLER  GET NEXT HEX CHARACTER CONVERT TO HEX RETURN IF VALID HEX A RETURN TO CALLER WITH Z=0
00962A F 00963A F 00965A F 00966A F 00967A F 00969A F	B86 B88 B89 B8A B8B B8E	A7 6A 39 3F 17 27	62 63 00 01D4 F8	A A A FD62 FB88	* PUNCE	ADDA STA DEC RTS SWI FCB LBSR BEQ PULS	2,S 2,S 3,S INCHNP CNVHEX BYTRTS PC,U,Y,X, USE: S+8= S+6=	COMPUTE NEW CHECKSUM STORE BACK DECREMENT BYTE COUNT RETURN TO CALLER  GET NEXT HEX CHARACTER CONVERT TO HEX RETURN IF VALID HEX A RETURN TO CALLER WITH Z=0  =TO ADDRESS =RETURN ADDRESS
00962A F 00963A F 00965A F 00966A F 00967A F 00969A F 00971 00972 00973	B86 B88 B89 B8A B8B B8E	A7 6A 39 3F 17 27	62 63 00 01D4 F8	A A A FD62 FB88	BYTHEX  * PUNCE	ADDA STA DEC RTS SWI FCB LBSR BEQ PULS	2,S 2,S 3,S INCHNP CNVHEX BYTRTS PC,U,Y,X, USE: S+8= S+6= S+4=	COMPUTE NEW CHECKSUM STORE BACK DECREMENT BYTE COUNT RETURN TO CALLER  GET NEXT HEX CHARACTER CONVERT TO HEX RETURN IF VALID HEX A RETURN TO CALLER WITH Z=0  =TO ADDRESS =RETURN ADDRESS =SAVED PADDING VALUES
00962A F 00963A F 00965A F 00966A F 00967A F 00969A F	B86 B88 B89 B8A B8B B8E	A7 6A 39 3F 17 27	62 63 00 01D4 F8	A A A FD62 FB88	* PUNCE	ADDA STA DEC RTS SWI FCB LBSR BEQ PULS	2,S 2,S 3,S INCHNP CNVHEX BYTRTS PC,U,Y,X, USE: S+8= S+6= S+4= S+2	COMPUTE NEW CHECKSUM STORE BACK DECREMENT BYTE COUNT RETURN TO CALLER  GET NEXT HEX CHARACTER CONVERT TO HEX RETURN IF VALID HEX A RETURN TO CALLER WITH Z=0  =TO ADDRESS =RETURN ADDRESS =SAVED PADDING VALUES FROM ADDRESS
00962A F 00963A F 00965A F 00966A F 00968A F 00969A F 00971 00972 00973 00974 00975	*B86 *B88 *B89 *B8A *B8B *B8E *B90	A7 6A 39 3F 17 27 35	62 63 00 01D4 F8	A A A FD62 FB88	* PUNCE	ADDA STA DEC RTS SWI FCB LBSR BEQ PULS	2,S 2,S 3,S INCHNP CNVHEX BYTRTS PC,U,Y,X, USE: S+8= S+6= S+4= S+2 S+1=	COMPUTE NEW CHECKSUM STORE BACK DECREMENT BYTE COUNT RETURN TO CALLER  GET NEXT HEX CHARACTER CONVERT TO HEX RETURN IF VALID HEX A RETURN TO CALLER WITH Z=0  =TO ADDRESS =RETURN ADDRESS =SAVED PADDING VALUES
00962A F 00963A F 00965A F 00966A F 00968A F 00969A F 00971 00972 00973 00974 00975 00976	*B86 *B88 *B89 *B88 *B88 *B86 *B90	A7 6A 39 3F 17 27 35	62 63 00 01D4 F8 F2	A A A FD62 FB88 A	* PUNCE  * *  * BSDPUN	ADDA STA DEC RTS SWI FCB LBSR BEQ PULS	2,S 2,S 3,S INCHNP CNVHEX BYTRTS PC,U,Y,X, USE: S+8= S+6= S+4= S+2 S+1= S+0= VECTAB+.I	COMPUTE NEW CHECKSUM STORE BACK DECREMENT BYTE COUNT RETURN TO CALLER  GET NEXT HEX CHARACTER CONVERT TO HEX RETURN IF VALID HEX A RETURN TO CALLER WITH Z=0  =TO ADDRESS =RETURN ADDRESS =SAVED PADDING VALUES FROM ADDRESS =FRAME COUNT/CHECKSUM =BYTE COUNT PAD LOAD PADDING VALUES
00962A F 00963A F 00965A F 00966A F 00967A F 00969A F 00971 00972 00973 00974 00975 00976 00977A F	*B86 *B89 *B88 *B88 *B88 *B88 *B86 *B90	A7 6A 39 3F 17 27 35 DE AE	62 63 00 01D4 F8 F2	A A A FD62 FB88 A	* PUNCE  * * * * * * * * * * BSDPUN	ADDA STA DEC RTS SWI FCB LBSR BEQ PULS H STACK	2,S 2,S 3,S INCHNP CNVHEX BYTRTS PC,U,Y,X, USE: S+8= S+6= S+4= S+2 S+1= S+0= VECTAB+.I	COMPUTE NEW CHECKSUM STORE BACK DECREMENT BYTE COUNT RETURN TO CALLER  GET NEXT HEX CHARACTER CONVERT TO HEX RETURN IF VALID HEX A RETURN TO CALLER WITH Z=0  =TO ADDRESS =RETURN ADDRESS =SAVED PADDING VALUES FROM ADDRESS =FRAME COUNT/CHECKSUM =BYTE COUNT PAD LOAD PADDING VALUES X=FROM ADDRESS
00962A F 00963A F 00965A F 00966A F 00968A F 00969A F 00971 00972 00973 00974 00975 00976	*B86 *B89 *B88 *B88 *B88 *B88 *B86 *B90 *FB96	A7 6A 39 3F 17 27 35 DE AE 34	62 63 00 01D4 F8 F2	A A FD62 FB88 A	* PUNCE * * * * * BSDPUN	ADDA STA DEC RTS SWI FCB LBSR BEQ PULS	2,S 2,S 3,S INCHNP CNVHEX BYTRTS PC,U,Y,X, USE: S+8= S+6= S+4= S+2 S+1= S+0= VECTAB+.I	COMPUTE NEW CHECKSUM STORE BACK DECREMENT BYTE COUNT RETURN TO CALLER  GET NEXT HEX CHARACTER CONVERT TO HEX RETURN IF VALID HEX A RETURN TO CALLER WITH Z=0  =TO ADDRESS =RETURN ADDRESS =SAVED PADDING VALUES FROM ADDRESS =FRAME COUNT/CHECKSUM =BYTE COUNT PAD LOAD PADDING VALUES

PAGE 019 ASSIS	r09.SA:0 A	ASSIST09 - MC6809	MONITOR
00981A FB9B D7	F2 A		PAD SETUP 24 CHARACTER PADS
00982A FB9D 3F		SWI	SEND NULLS OUT
00983A FB9E	01 A	FCB OUTCH	FUNCTION
00984A FB9F C6	04 A	LDB #4	SETUP NEW LINE PAD TO 4
00985A FBA1 DD	F2 A		PAD SETUP PUNCH PADDING
00986		JLATE SIZE	
00987A FBA3 EC	A BSPGO	LDD 8,S	LOAD TO
00988A FBA5 A3	62 A	SUBD 2,S	MINUS FROM=LENGTH
00989A FBA7 1083		CMPD #24	? MORE THÂN 23
00990A FBAB 25	02 FBAF	BLO BSPOK	NO, OK
00991A FBAD C6	17 A	LDB #23	FORCE TO 23 MAX
00992A FBAF 5C	BSPOK	INCB	PREPARE COUNTER
00993A FBB0 E7	E4 A	STB ,S	STORE BYTE COUNT
00994A FBB2 CB	03 A	ADDB #3	ADJUST TO FRAME COUNT
00995A FBB4 E7	61 A	STB 1,S	SAVE
00996		CR, LF, NULS, S, 1	
00997A FBB6 30	8C 33		PCR LOAD START RECORD HEADER
00998A FBB9 3F	02	SWI	SEND OUT
00999A FBBA	03 A * SEND	FCB PDATA	FUNCTION
01000	- SEND	FRAME COUNT	THIRT . TAB OURGEOU
01001A FBBB 5F 01002A FBBC 30	61 A	CLRB LEAX 1,S	INITIALIZE CHECKSUM
01002A FBBE 8D	27 FBE7	BSR BSPUN2	POINT TO FRAME COUNT AND ADDR SEND FRAME COUNT
01003A FBBE 8D			SEND FRAME COUNT
01004 01005A FBC0 8D	25 FBE7	ADDRESS BSR BSPUN2	SEND ADDRESS HI
01005A FBC2 8D	23 FBE7	BSR BSPUN2	SEND ADDRESS HI
01000A FBC2 8B	*PUNCH		SEND ADDRESS BOW
01007 01008A FBC4 AE	62 A	LDX 2,S	LOAD START DATA ADDRESS
01009A FBC6 8D	1F FBE7 BSPMRE		SEND OUT NEXT BYTE
01010A FBC8 6A	E4 A	DEC S	? FINAL BYTE
01011A FBCA 26	FA FBC6	BNE BSPMRE	LOOP IF NOT DONE
01012A FBCC AF	62 A	STX 2,S	UPDATE FROM ADDRESS VALUE
01013		CHECKSUM	
01014A FBCE 53		COMB	COMPLEMENT
01015A FBCF E7	61 A	STB 1,S	STORE FOR SENDOUT
01016A FBD1 30	61 A	LEAX 1,S	POINT TO IT
01017A FBD3 8D	14 FBE9	BSR BSPUNC	SEND OUT AS HEX
01018A FBD5 AE	68 A	LDX 8,S	LOAD TOP ADDRESS
01019A FBD7 AC	62 A	CMPX 2,S	? DONE
01020A FBD9 24	C8 FBA3	BHS BSPGO	BRANCH NOT
01021A FBDB 30	8C 11	LEAX <bspeof,< td=""><td>PCR PREPARE END OF FILE</td></bspeof,<>	PCR PREPARE END OF FILE
01022A FBDE 3F		SWI	SEND OUT STRING
01023A FBDF	03 A	FCB PDATA	FUNCTION
01024A FBEO EC	64 A	LDD 4,S	RECOVER PAD COUNTS
01025A FBE2 DD	F2 A	STD VECTAB+.	PAD RESTORE
01026A FBE4 4F		CLRA	SET Z=1 FOR OK RETURN
01027A FBE5 35	D6 A	PULS PC,U,X,D	RETURN WITH OK CODE
01029A FBE7 EB	84 A BSPUN2	ADDB ,X	ADD TO CHECKSUM
01030A FBE9 16	FDED F9D9 BSPUNC	•	SEND OUT AS HEX AND RETURN
01032A FBEC	53 A BSPSTR		T CR, LF, NULLS, S, 1
01033A FBEF	53 A BSPEOF		OFC/EOF STRING
01034A FBF9	OD A	FCB CR, LF, EO	T

01036 \* HSDTA - HIGH SPEED PRINT MEMORY

PAGE 020 ASSI	ASSIST09 - MC6809 MONITOR					
01037		* INPUT	* INPUT: S+4=START ADDRESS			
01038		*	S+2=5	STOP ADDR	ESS	
01039		*	S+0=	RETURN AD	DRESS	
01040		* X,D V	/OLATILI	Ε		
01042			TITLE			
01043A FBFC 3F		HSDTA	SWI		SEND NEW LINE	
01044A FBFD	06 A		FCB	PCRLF	FUNCTION	
01045A FBFE C6 01046A FC00 3F	06 A	HSBLNK	LDB	#6	PREPARE 6 SPACES SEND BLANK	
01040A FC00 SF	07 A		FCB	SPACE	FUNCTION	
01048A FC02 5A	• • • • • • • • • • • • • • • • • • • •		DECB	511.05	COUNT DOWN	
01049A FC03 26	FB FC00		BNE	HSBLNK	LOOP IF MORE	
01050A FC05 5F			CLRB		SETUP BYTE COUNT	
01051A FC06 1F	98 A	<b>HSHTTL</b>	TFR	B,A	PREPARE FOR CONVERT	
01052A FC08 17	FDDB F9E6		LBSR	ZOUTHX	CONVERT TO A HEX DIGIT	
01053A FC0B 3F			SWI		SEND BLANK	
01054A FCOC	07 A		FCB	SPACE	FUNCTION	
01055A FC0D 3F			SWI	CD 1 CD	SEND ANOTHER	
01056A FC0E 01057A FC0F 5C	07 A		FCB INCB	SPACE	BLANK UP ANOTHER	
01057A FC0F 5C	10 A		CMPB	#\$10	? PAST 'F'	
01059A FC12 25	F2 FC06		BLO	HSHTTL	LOOP UNTIL SO	
01060A FC14 3F		HSHLNE			TO NEXT LINE	
01061A FC15	06 A		FCB	PCRLF	FUNCTION	
01062A FC16 25	2F FC47		BCS	<b>HSDRT</b> N	RETURN IF USER ENTERED CTL-X	
01063A FC18 30	64 A		LEAX	4,S	POINT AT ADDRESS TO CONVERT	
01064A FC1A 3F			SWI	0.1.00	PRINT OUT ADDRESS	
01065A FC1B	05 A		FCB	OUT4HS	FUNCTION	
01066A FC1C AE 01067A FC1E C6	64 A 10 A		LDX LDB	4,S #16	LOAD ADDRESS PROPER NEXT SIXTEEN	
01067A FC1E C0	10 2	HSHNXT		#10	CONVERT BYTE TO HEX AND SEND	
01069A FC21	04 A		FCB	OUT2HS	FUNCTION	
01070A FC22 5A	• • • • • • • • • • • • • • • • • • • •		DECB	0011111	COUNT DOWN	
01071A FC23 26	FB FC20		BNE	HSHNXT	LOOP IF NOT SIXTEENTH	
01072A FC25 3F			SWI		SEND BLANK	
01073A FC26	07 A		FCB	SPACE	FUNCTION	
01074A FC27 AE	64 A		LDX	4,S	RELOAD FROM ADDRESS	
01075A FC29 C6 01076A FC2B A6	10 A 80 A	HSHCHR	LDB	#16 ,X+	COUNT NEXT BYTE	
01070A FC2D A0	04 FC33		BMI	HSHDOT	TOO LARGE, TO A DOT	
01077A FC25 25	20 A		CMPA	# '	? LOWER THAN A BLANK	
01079A FC31 24	02 FC35		BHS	н н ѕнсок	NO, BRANCH OK	
01080A FC33 86	2E A	HSHDOT		# .	CONVERT INVALID TO A BLANK	
01081A FC35 3F		HSHCOK	SWI		SEND CHARACTER	
01082A FC36	01 A		FCB	OUTCH	FUNCTION	
01083A FC37 5A			DECB		? DONE	
01084A FC38 26	Fl FC2B		BNE	нѕнснк	BRANCH NO	
01085A FC3A AC 01086A FC3C 24	62 F 09 FC47		CPX BHS	2,S HSDR <b>T</b> N	? PAST LAST ADDRESS QUIT IF SO	
01080A FC3C 24	64 7		STX	4,S	UPDATE FROM ADDRESS	
01087A FC3E AF	65 2		LDA	5,S	LOAD LOW BYTE ADDRESS	
01089A FC42 48	•		ASLA	•	? TO SECTION BOUNDRY	
01090A FC43 26	CF FC14		BNE	<b>HSHLNE</b>	BRANCH IF NOT	
01091A FC45 20	B5 FBFC		BRA	<b>HSDTA</b>	BRANCH IF SO	
01092A FC47 3F		HSDRTN			SEND NEW LINE	
01093A FC48	06 2	7	FCB	PCRLF	FUNCTION CALLED	
01094A FC49 39			RTS		RETURN TO CALLER	

```
PAGE 021 ASSIST09.SA:0
                                 ASSIST09 - MC6809 MONITOR
01095
                            *F
01097
                                 ASSIST 0 9 COMMANDS
01098
01099
                            ************REGISTERS - DISPLAY AND CHANGE REGISTERS
01101
01102A FC4A 8D
                  23
                       FC6F CREG
                                    BSR
                                           REGPRT
                                                    PRINT REGISTERS
01103A FC4C 4C
                                    INCA
                                                     SET FOR CHANGE FUNCTION
01104A FC4D 8D
                  21
                                           REGCHG
                       FC70
                                    BSR
                                                     GO CHANGE, DISPLAY REGISTERS
01105A FC4F 39
                                                     RETURN TO COMMAND PROCESSOR
                                    RTS
                            *********
01107
01108
                                    REGPRT - PRINT/CHANGE REGISTERS SUBROUTINE
01109
                               WILL ABORT TO 'CMDBAD' IF OVERFLOW DETECTED DURING
01110
                               A CHANGE OPERATION. CHANGE DISPLAYS REGISTERS WHEN
01111
                               DONE -
01112
                              REGISTER MASK LIST CONSISTS OF:
                               A) CHARACTERS DENOTING REGISTER
01113
                               B) ZERO FOR ONE BYTE, -1 FOR TWO
C) OFFSET ON STACK TO REGISTER POSITION
01114
01115
01116
                              INPUT: SP+4=STACKED REGISTERS
01117
                                      A=0 PRINT, A#0 PRINT AND CHANGE
                              OUTPUT: (ONLY FOR REGISTER DISPLAY)
01118
01119
                                       C=1 CONTROL-X ENTERED, C=0 OTHERWISE
                              VOLATILE: D,X (CHANGE)
B,X (DISPLAY)
01120
01121
                            *************
01122
                                           'P,'C,-1,19 PC REG
01123A FC50
                  50
                          A REGMSK FCB
                                           'A,0,10 A REG
'B,0,11 B REG
01124A FC54
                  41
                          Α
                                    FCB
01125A FC57
                  42
                          Α
                                    FCB
                                    FCB
01126A FC5A
                  58
                                           'X,-1,13 X REG
                          Α
                                           'Y,-1,15 Y REG
01127A FC5D
                  59
                          Α
                                    FCB
01128A FC60
                  55
                                    FCB
                                            'U,-1,17 U REG
                          Α
                                           'S,-1,1 S REG
'C,'C,0,9 CC REG
01129A FC63
                  53
                          Α
                                    FCB
01130A FC66
                  43
                          Α
                                    FCB
                                           'D, 'P, 0, 12 DP REG
01131A FC6A
                  44
                          Α
                                    FCB
01132A FC6E
                  00
                                    FCB
                                                     END OF LIST
01134A FC6F 4F
                             REGPRT CLRA
                                                     SETUP PRINT ONLY FLAG
                          A REGCHG LEAX
                                                     READY STACK VALUE
                                           4+12,S
01135A FC70 30
                  E8 10
                                                     SAVE ON STACK WITH OPTION
01136A FC73 34
                  32
                                    PSHS
                                           Y,X,A
                          Α
                                            REGMSK, PCR LOAD REGISTER MASK
01137A FC75 31
                  8C D8
                                    LEAY
01138A FC78 EC
                                            ,Y+
                           A REGP1
                                    LDD
                                                     LOAD NEXT CHAR OR <=0
                  A0
01139A FC7A 4D
                                    TSTA
                                                     ? END OF CHARACTERS
01140A FC7B 2F
                       FC81
                                            REGP2
                                                     BRANCH NOT CHARACTER
                  04
                                    BLE
                                                     SEND TO CONSOLE
01141A FC7D 3F
                                    SWI
                                                     FUNCTION BYTE
01142A FC7E
                  01
                          Α
                                    FCB
                                           OUTCH
                                                     CHECK NEXT
READY '-'
01143A FC7F 20
                  F7
                       FC78
                                    BRA
                                           REGP1
01144A FC81 86
01145A FC83 3F
                           A REGP2
                                    LDA
                                            # -
                  2D
                                                     SEND OUT
                                    SWI
                                    FCB
                                            OUTCH
                                                     WITH OUTCH
U1146A FC84
                  01
                           Α
                                                     X->REGISTER TO PRINT
01147A FC85 30
                  E5
                           Α
                                    LEAX
                                            B,S
```

---

01148A FC87 6D

E4

Α

,Š

TST

? CHANGE OPTION

PAGE 022 ASSIST	09.SA:0	i	ASSISTO	9 - MC6809	9 MONITOR
01149A FC89 26	12 FC9D		BNE	REGCNG	BRANCH YES
01150A FC8B 6D	3F A		TST	-1,Y	? ONE OR TWO BYTES
01151A FC8D 27 01152A FC8F 3F	03 FC92		BEQ SWÎ	REGP3	BRANCH ZERO MEANS ONE PERFORM WORD HEX
01153A FC90	05 A		FCB	OUT4HS	FUNCTION
01154A FC91	8C A		FCB	SKIP2	SKIP BYTE PRINT
01155A FC92 3F		REGP3	SWI		PERFORM BYTE HEX
01156A FC93	04 A		FCB	OUT2HS	FUNCTION
01157A FC94 EC	AO A	REG4	LDD	,Y+	TO FRONT OF NEXT ENTRY
01158A FC96 5D 01159A FC97 26	DF FC78		TSTB	DECD1	? END OF ENTRIES LOOP IF MORE
01160A FC99 3F	Dr rc/o		BNE SWI	REGP1	FORCE NEW LINE
01161A FC9A	06 A		FCB	PCRLF	FUNCTION
01162A FC9B 35	B2 A				RESTORE STACK AND RETURN
				,-,,	
01164A FC9D 8D		REGCNG		BLDNNB	INPUT BINARY NUMBER
01165A FC9F 27	10 FCB1		BEQ	REGNXC	IF CHANGE THEN JUMP
01166A FCA1 81	OD A		CMPA	#CR	? NO MORE DESIRED
01167A FCA3 27 01168A FCA5 E6	1E FCC3		BEQ	REGAGN	BRANCH NOPE
01169A FCA7 5A	3F A		LDB DECB	-1,Y	LOAD SIZE FLAG MINUS ONE
01170A FCA8 50			NEGB		MAKE POSITIVE
01171A FCA9 58			ASLB		TIMES TWO (=2 OR =4)
01172A FCAA 3F		REGSKP	SWI		PERFORM SPACES
01173A FCAB	07 A		FCB	SPACE	FUNCTION
01174A FCAC 5A			DECB		
01175A FCAD 26	FB FCAA		BNE	REGSKP	LOOP IF MORE
01176A FCAF 20 01177A FCB1 A7	E3 FC94 E4 A		BRA	REG4	CONTINUE WITH NEXT REGISTER SAVE DELIMITER IN OPTION
0117/A FCB1 A7 01178	E4 A	REGNXC	STA	,S	(ALWAYS > 0)
01178 01179A FCB3 DC	9B A		LDD	NUMBER	OBTAIN BINARY RESULT
01180A FCB5 6D	3F A		TST	-1,Y	? TWO BYTES WORTH
01181A FCB7 26	02 FCBB		BNE	REGTWO	BRANCH YES
01182A FCB9 A6	82 A		LDA	,-X	SETUP FOR TWO
01183A FCBB ED		REGTWO		, X	STORE IN NEW VALUE
01184A FCBD A6	E4 A		LDA	,S	RECOVER DELIMITER
01185A FCBF 81 01186A FCCl 26	OD A		CMPA	#CR	? END OF CHANGES NO, KEEP ON TRUCK'N
01186A FCC1 26 01187	Dl FC94		BNE	REG4	NEW STACK IN CASE STACK
01188		_		CHANGED	NEW SINCK IN CASE SINCK
01189A FCC3 30	8D E28A	REGAGN			CR LOAD TEMP AREA
01190A FCC7 C6	15 A		LDB	#21	LOAD COUNT
01191A FCC9 35		REGTFl		A	NEXT BYTE
01192A FCCB A7	80 A		STA	,X+	STORE INTO TEMP
01193A FCCD 5A 01194A FCCE 26	F9 FCC9		DECB	REGTF1	COUNT DOWN LOOP IF MORE
01195A FCD0 10EE			BNE LDS	-20,X	LOAD NEW STACK POINTER
01196A FCD4 C6	15 A		LDB	#21	LOAD COUNT AGAIN
01197A FCD6 A6		REGTF2		,-x	NEXT TO STORE
01198A FCD8 34	02 A		PSHS	À	BACK ONTO NEW STACK
01199A FCDA 5A			DECB		COUNT DOWN
01200A FCDB 26	F9 FCD6		BNE	REGTF 2	LOOP IF MORE
01201A FCDD 20	BC FC9E	3	BRA	REGRTN	GO RESTART COMMAND
01000					
01203			_		******
01204 01205					ARY VALUE FROM INPUT HEX
01203		145	MCI I VE	EVLVE991	ON HANDLER IS USED.

```
PAGE 023 ASSIST09.SA:0
                                    ASSIST09 - MC6809 MONITOR
01206
                              * INPUT: S=RETURN ADDRESS
01207
                               OUTPUT: A=DELIMITER WHICH TERMINATED VALUE
                                                             (IF DELM NOT ZERO)
01208
                                        "NUMBER"=WORD BINARY RESULT
01209
                                        Z=1 IF INPUT RECIEVED, Z=0 IF NO HEX RECIEVED
01210
                                 REGISTERS ARE TRANSPARENT
01211
01212
                               EXECUTE SINGLE OR EXTENDED ROM EXPRESSION HANDLER
01214
01215
01216
                                THE FLAG "DELIM" IS USED AS FOLLOWS:
                                  DELIM=O NO LEADING BLANKS, NO FORCED TERMINATOR DELIM=CHR ACCEPT LEADING 'CHR'S, FORCED TERMINATOR
01217
01218
                                                       NO DYNAMIC DELIMITER
01219A FCDF 4F
                              BLDNNB CLRA
                                                       SKIP NEXT INSTRUCTION
01220A FCE0
                   8C
                                     FCB
                                             SKIP2
01221
                              * BUILD WITH LEADING BLANKS
01222A FCE1 86
                   20
                           A BLDNUM LDA
                                             # 1
                                                       ALLOW LEADING BLANKS
                                                       STORE AS DELIMITER
01223A FCE3 97
                                     STA
                                             DELIM
                   8E
01224A FCE5 6E
                   9D E303
                                     JMP
                                             [VECTAB+.EXPAN, PCR] TO EXP ANALYZER
                                THIS IS THE DEFAULT SINGLE ROM ANALYZER. WE ACCEPT:
01226
01227
                                   1) HEX INPUT
01228
                                   21
                                      1 M 1
                                          FOR LAST MEMORY EXAMINE ADDRESS
                                      'P' FOR PROGRAM COUNTER ADDRESS
01229
                                   3)
                                   4) 'W' FOR WINDOW VALUE
01230
01231
                                   5) '@' FOR INDIRECT VALUE
01232A FCE9 34
                            A EXPl
                                     PSHS
                                             X,B
                                                       SAVE REGISTERS
                   14
                                                       CLEAR NUMBER, CHECK FIRST CHAR IF HEX DIGIT CONTINUE BUILDING
                        FD49 EXPDLM BSR
                                             BLDHXI
01233A FCEB 8D
                   5C
01234A FCED 27
                   18
                        FD07
                                      BEQ
                                             EXP2
                                SKIP BLANKS IF DESIRED
01235
01236A FCEF 91
                   8E
                                      CMPA
                                             DELIM
                                                       ? CORRECT DELIMITER
                                             EXPDLM
                                                       YES, IGNORE IT
01237A FCF1 27
                   F8
                        FCEB
                                      BEO
01238
                              * TEST FOR M OR P
                                                       DEFAULT FOR 'M'
                                             ADDR
01239A FCF3 9E
                   9E
                            Α
                                     LDX
01240A FCF5 81
                   4D
                                      CMPA
                                             # 1 M
                                                       ? MEMORY EXAMINE ADDR WANTED
                            Α
                        FDOF
                                             EXPTDL
                                                       BRANCH IF SO
01241A FCF7 27
                   16
                                      BEQ
                                                       DEFAULT FOR 'P'
01242A FCF9 9E
                                      LDX
                                             PCNTER
                   93
                            Α
                                                       ? LAST PROGRAM COUNTER WANTED
01243A FCFB 81
                   50
                            Α
                                      CMPA
                                             # * P
                                             EXPTDL
                   10
                        FD0F
                                                       BRANCH IF SO
01244A FCFD 27
                                      BEQ
01245A FCFF 9E
                   A0
                                      LDX
                                             WINDOW
                                                       DEFAULT TO WINDOW
                            Α
                                             # ' W
                                                       ? WINDOW WANTED
01246A FD01 81
                   57
                            Α
                                      CMPA
01247A FD03 27
                                      BEQ
                                             EXPTDL
                   OA.
                         FD0F
01248A FD05 35
                            A EXPRTN PULS
                                                       RETURN AND RESTORE REGISTERS
                   94
                                             PC,X,B
                              * GOT HEX, NOW CONTINUE BUILDING
01249
                        FD4D EXP2
                                             BLDHEX
                                                       COMPUTE NEXT DIGIT
01250A FD07 8D
                   44
                                      BSR
01251A FD09 27
                   FC
                         FD07
                                      BEO
                                             EXP2
                                                       CONTINUE IF MORE
01252A FD0B 20
                                             EXPCDL
                                                       SEARCH FOR +/-
                         FD17
                   0A
                                      BRA
01253
                              * STORE VALUE AND CHECK IF NEED DELIMITER
                                              ,Х
01254A FD0D AE
                                                       INDIRECTION DESIRED
                   84
                            A EXPTDI LDX
01255A FD0F 9F
                   9B
                            A EXPTDL STX
                                              NUMBER
                                                        STORE RESULT
                                             DELIM
                                                        ? TO FORCE A DELIMITER
01256A FD11 0D
                   8E
                                      TST
01257A FD13 27
                   F0
                         FD05
                                      BEQ
                                              EXPRTN
                                                        RETURN IF NOT WITH VALUE
                                                       OBTAIN NEXT CHARACTER
                                             READ
01258A FD15 8D
                   62
                         FD79
                                      BSR
01259
                              * TEST FOR + OR -
                                              NUMBER
                                                        LOAD LAST VALUE
01260A FD17 9E
                   9B
                            A EXPCDL LDX
01261A FD19 81
                   2B
                                      CMPA
                                              # 4 +
                                                        ? ADD OPERATOR
                            Α
01262A FD1B 26
                                              EXPCHM
                                                        BRANCH NOT
                   0E
                         FD2B
                                      BNE
01263A FD1D 8D
                   23
                         FD42
                                      BSR
                                              EXPTRM
                                                       COMPUTE NEXT TERM
```

B-59

```
PAGE 024 ASSIST09.SA:0
                               ASSIST09 - MC6809 MONITOR
01264A FD1F 34
                 02
                        Α
                                 PSHS
                                                 SAVE DELIMITER
                                        Α
01265A FD21 DC
                 9В
                                        NUMBER
                        Α
                                 LDD
                                                 LOAD NEW TERM
                                                 ADD TO X
01266A FD23 30
                 88
                        A EXPADD LEAX
                                        D,X
01267A FD25 9F
                                        NUMBER
                                                 STORE AS NEW RESULT
                 9B
                        Α
                                 STX
                 02
01268A FD27 35
                        Α
                                 PULS
                                                 RESTORE DELIMITER
                                                 NOW TEST IT
01269A FD29 20
                 EC
                      FD17
                                 BRA
                                        EXPCDL
01270A FD2B 81
                 2D
                        A EXPCHM CMPA
                                         #1-
                                                 ? SUBTRACT OPERATOR
                                        EXPSUB
01271A FD2D 27
                                                 BRANCH IF SO
                 07
                      FD36
                                 BEO
01272A FD2F 81
                                 CMPA
                                        # 0
                                                 ? INDIRECTION DESIRED
                 40
                       Α
01273A FD31 27
                 DA
                      FD0D
                                 BEQ
                                        EXPTDI
                                                 BRANCH IF SO
01274A FD33 5F
                                                 SET DELIMITER RETURN
                                 CLRB
01275A FD34 20
                 CF
                      FD05
                                 BRA
                                        EXPRTN
                                                 AND RETURN TO CALLER
01276A FD36 8D
                      FD42 EXPSUB BSR
                                                 OBTAIN NEXT TERM
                                        EXPTRM
                 0A
01277A FD38 34
                 02
                       Α
                                 PSHS
                                        Α
                                                 SAVE DELIMITER
01278A FD3A DC
                                        NUMBER
                                                 LOAD UP NEXT TERM
                                 LDD
01279A FD3C 40
                                                 NEGATE A
                                 NEGA
01280A FD3D 50
                                 NEGB
                                                 NEGATE B
01281A FD3E 82
                 00
                                 SBCA
                                         #0
                                                 CORRECT FOR A
01282A FD40 20
                      FD23
                                        EXPADD
                                                 GO ADD TO EXPRESION
                                 BRA
                           * COMPUTE NEXT EXPRESSION TERM
01283
                           * OUTPUT: X=OLD VALUE
01284
01285
                                     'NUMBER'=NEXT TERM
01286A FD42 8D
                 9D
                      FCE1 EXPTRM BSR
                                        BLDNUM
                                                 OBTAIN NEXT VALUE
01287A FD44 27
                      FD78
                                BEO
                                        CNVRTS
                                                 RETURN IF VALID NUMBER
                 32
01288A FD46 16
                 FC13 F95C BLDBAD LBRA
                                        CMDBAD
                                                 ABORT COMMAND IF INVALID
                           *********
01290
                           * BUILD BINARY VALUE USING INPUT CHARACTERS.
01291
                           * INPUT: A=ASCII HEX VALUE OR DELIMITER
01292
01293
                                   SP+0=RETURN ADDRESS
                           *
01294
                                   SP+2=16 BIT RESULT AREA
                           * OUTPUT: Z=1 A=BINARY VALUE
01295
                                    Z=0 IF INVALID HEX CHARACTER (A UNCHANGED)
01296
                           * VOLATILE: D
01297
                           *********
01298
                         A BLDHXI CLR
01299A FD49 OF
                 9B
                                         NUMBER CLEAR NUMBER
01300A FD4B OF
                                         NUMBER+1 CLEAR NUMBER
                 9C
                        Α
                                 CLR
                      FD79 BLDHEX BSR
01301A FD4D 8D
                 2A
                                         READ
                                                 GET INPUT CHARACTER
01302A FD4F 8D
                 11
                      FD62 BLDHXC BSR
                                         CNVHEX
                                                 CONVERT AND TEST CHARACTER
01303A FD51 26
                 25
                      FD78
                                  BNE
                                         CNVRTS
                                                 RETURN IF NOT A NUMBER
01304A FD53 C6
                 10
                         Α
                                  LDB
                                         #16
                                                  PREPARE SHIFT
01305A FD55 3D
                                                 BY FOUR PLACES
                                  MUL
01306A FD56 86
                                  LDA
                                                  ROTATE BINARY INTO VALUE
                         Α
                           BLDSHF ASLB
01307A FD58 58
                                                  OBTAIN NEXT BIT
                 9C
                                        NUMBER+1 INTO LOW BYTE
                         Α
01308A FD59 09
                                  ROL
01309A FD5B 09
                 9B
                         Α
                                  ROL
                                         NUMBER
                                                 INTO HI BYTE
01310A FD5D 4A
                                  DECA
                                                  COUNT DOWN
01311A FD5E 26
                 F8
                      FD58
                                         BLDSHF
                                                  BRANCH IF MORE TO DO
                                  BNE
01312A FD60 20
                 14
                      FD76
                                         CNVOK
                                                  SET GOOD RETURN CODE
                                  BRA
01314
                           **********************
01315
                           * CONVERT ASCII CHARACTER TO BINARY BYTE
                           * INPUT: A=ASCII
01316
                           * OUTPUT: 2=1 A=BINARY VALUE
01317
01318
                                     Z=0 IF INVALID
                           * ALL REGISTERS TRANSPARENT
```

01319

```
PAGE 025 ASSIST09.SA:0
                                   ASSIST09 - MC6809 MONITOR
01320
                             * (A UNALTERED IF INVALID HEX)
01321
01322A FD62 81
                  30
                             CNVHEX CMPA
                                            # 0
                                                      ? LOWER THAN A ZERO
01323A FD64 25
                                            CNVRTS
                                                      BRANCH NOT VALUE
                  12
                        FD78
                                     BLO
01324A FD66 81
                  39
                           Α
                                     CMPA
                                            #19
                                                      ? POSSIBLE A-F
                                            CNVGOT
                                                      BRANCH NO TO ACCEPT
01325A FD68 2F
                  0A
                        FD74
                                     BLE
01326A FD6A 81
                                            # 1 A
                                                      ? LESS THEN TEN
                  41
                                     CMPA
                           Α
                                            CNVRTS
01327A FD6C 25
                  0A
                        FD78
                                     BLO
                                                      RETURN IF MINUS (INVALID)
                                            # 1 F
                  46
                                     CMPA
                                                      ? NOT TOO LARGE
01328A FD6E 81
01329A FD70 22
                  06
                        FD78
                                            CNVRTS
                                                      NO, RETURN TOO LARGE
                                     BHI
01330A FD72 80
                                            #7
                                                      DOWN TO BINARY
                  07
                           Α
                                     SUBA
01331A FD74 84
                           A CNVGOT ANDA
                                            #$0F
                                                      CLEAR HIGH HEX
                  OF
01332A FD76 1A
                  04
                           A CNVOK ORCC
                                             #4
                                                      FORCE ZERO ON FOR VALID HEX
                             CNVRTS RTS
01333A FD78 39
                                                      RETURN TO CALLER
                             * GET INPUT CHAR, ABORT COMMAND IF CONTROL-X (CANCEL)
01335
01336A FD79 3F
                                                      GET NEXT CHARACTER
                             READ
                                     SWI
                  00
                                             INCHNP
                                                      FUNCTION
01337A FD7A
                                     FCB
                           Α
01338A FD7B 81
                  18
                           Α
                                     CMPA
                                             #CAN
                                                      ? ABORT COMMAND
01339A FD7D 27
                   C7
                        FD46
                                     BEO
                                            BLDBAD
                                                      BRANCH TO ABORT IF SO
01340A FD7F 39
                                                      RETURN TO CALLER
                                     RTS
                             *G
01341
                              **************GO - START PROGRAM EXECUTION
01343
                   01
                                     BSR
01344A FD80 8D
                        FD83 CGO
                                            GOADDR
                                                      BUILD ADDRESS IF NEEDED
01345A FD82 3B
                                                      START EXECUTING
                                     R'I'I
01347
                              * FIND OPTIONAL NEW PROGRAM COUNTER. ALSO ARM THE
01348
                              * BREAKPOINTS.
01349A FD83 35
01350A FD85 34
                   30
                           A GOADDR PULS
                                            Y,X
                                                       RECOVER RETURN ADDRESS
                   10
                                     PSHS
                                            X
                                                       STORE RETURN BACK
                           Α
                                                      IF NO CARRIAGE RETURN THEN NEW PC
01351A FD87 26
                   19
                        FDA2
                                     BNE
                                             GONDFT
                              * DEFAULT PROGRAM COUNTER, SO FALL THROUGH IF
01352
01353
                               IMMEDIATE BREAKPOINT.
                                             CBKLDR
                   01B6 FF42
01354A FD89 17
                                     LBSR
                                                       SEARCH BREAKPOINTS
01355A FD8C AE
01356A FD8E 5A
                                     LDX
                                             12,S
                                                       LOAD PROGRAM COUNTER
                   6C
                           Α
                              ARMBLP DECH
                                                       COUNT DOWN
01357A FD8F 2B
                        FDA7
                                     BMI
                                             ARMBK2
                                                       DONE, NONE TO SINGLE TRACE
                   16
01358A FD91 A6
                                             -NUMBKP*2,Y PRE-FETCH OPCODE
                   30
                           Α
                                     LDA
                                                       ? IS THIS A BREAKPOINT LOOP IF NOT
01359A FD93 AC
                                             ,Y++
                                     CMPX
                   Al
                           Α
01360A FD95 26
                   F7
                        FD8E
                                             ARMBLP
                                     BNE
01361A FD97 81
                   3F
                           Α
                                     CMPA
                                             #$3F
                                                       ? SWI BREAKPOINTED
01362A FD99 26
                   02
                        FD9D
                                             ARMNSW
                                                       NO, SKIP SETTING OF PASS FLAG
                                     BNE
                                                       SHOW UPCOMMING SWI NOT BRKPNT
01363A FD9B 97
                   FB
                                     STA
                                             SWIBFL
                           Α
01364A FD9D OC
                   8F
                           A ARMNSW INC
                                             MISFLG
                                                       FLAG THRU A BREAKPOINT
01365A FD9F 16
                   0106 FEA8
                                                       DO SINGLE TRACE W/O BREAKPOINTS
                                     LBRA
                                             CDOT
                              * OBTAIN NEW
01366
                                            PROGRAM COUNTER
01367A FDA2 17
                   00BB FE60 GONDFT LBSR
                                             CDNUM
                                                       OBTAIN NEW PROGRAM COUNTER
01368A FDA5 ED
                   6C
                           Α
                                     STD
                                             12,S
                                                       STORE INTO STACK
                   0198 FF42 ARMBK2 LBSR
01369A FDA7 17
                                                       OBTAIN TABLE
                                             CBKLDR
01370A FDAA 00
01371A FDAC 5A
                                             BKPTCT
                                                       COMPLEMENT TO SHOW ARMED
                                     NEG
                   FA
                           Α
                              ARMLOP DECB
                                                       ? DONE
                   C9
                         FD78
                                             CNVRTS
01372A FDAD 2B
                                     BMI
                                                       RETURN WHEN DONE
                                             [ Y ]
                                                       LOAD OPCODE
01373A FDAF A6
                   B4
                            Α
                                     LDA
01374A FDB1 A7
                   30
                            Α
                                     STA
                                             -NUMBKP*2,Y STORE INTO OPCODE TABLE
```

ASSIST09 - MC6809 MONITOR PAGE 026 ASSIST09.SA:0 01375A FDB3 86 3F Α LDA #\$3F READY "SWI" OPCODE 01376A FDB5 A7 STORE AND MOVE UP TABLE Bl Α STA [,Y++] 01377A FDB7 20 FDAC AND CONTINUE BRA ARMLOP \*\*\*\*\*\*\*\* AS SUBROUTINE 01379 01380A FDB9 8D C8 FETCH ADDRESS IF NEEDED FD83 CCALL BSR GOADDR U,Y,X,DP,D,CC RESTORE USERS REGISTERS 01381A FDBB 35 7F Α PULS 01382A FDBD AD F1 JSR [,S++] CALL USER SUBROUTINE 01383A FDBF 3F CGOBRK SWI PERFORM BREAKPOINT 01384A FDC0 0A **FCB** BRKPT FUNCTION **FDBF** CGOBRK LOOP UNTIL USER CHANGES PC 01385A FDCl 20 FC BRA 01387 01388 \* CMEMN AND CMPADP ARE DIRECT ENTRY POINTS FROM \* THE COMMAND HANDLER FOR QUICK COMMANDS 01389 CDNUM 01390A FDC3 17 009A FE60 CMEM **OBTAIN ADDRESS** LBSR STORE DEFAULT 01391A FDC6 DD 9E A CMEMN STD ADDR 01392A FDC8 9E LOAD POINTER 9E A CMEM2 LDX ADDR FCOC F9D9 SEND OUT HEX VALUE OF BYTE 01393A FDCA 17 LBSR ZOUT2H 01394A FDCD 86 2D Α LDA # 1 -LOAD DELIMITER 01395A FDCF 3F SWI SEND OUT 01396A FDD0 Α **FCB** OUTCH **FUNCTION** OBTAIN NEW BYTE VALUE FFOB FCDF CMEM4 BLDNNB LBSR 01397A FDD1 17 **CMENUM** BRANCH IF NUMBER 01398A FDD4 27 A0 FDE0 BEQ \* COMA - SKIP BYTE 01399 #', CMNOTC 01400A FDD6 81 CMPA ? COMMA 2C FDE8 BRANCH NOT 01401A FDD8 26 0E BNE STX ADDR UPDATE POINTER 01402A FDDA 9F 9E Α 01403A FDDC 30 01404A FDDE 20 01 LEAX 1,X TO NEXT BYTE CMEM4 FDD1 AND INPUT IT F1 BRA 9C A CMENUM LDB NUMBER+1 LOAD LOW BYTE VALUE 01405A FDE0 D6 MUPDAT GO OVERLAY MEMORY BYTE 01406A FDE2 8D 47 FE2B BSR # , ? CONTINUE WITH NO DISPLAY 01407A FDE4 81 2C **CMPA** Α CMEM4 BRANCH YES 01408A FDE6 27 E9 FDD1 BEQ \* QUOTED STRING 01409 # \* \* 01410A FDE8 81 27 A CMNOTC CMPA ? QUOTED STRING CMNOTQ BRANCH NO 01411A FDEA 26 0C FDF8 BNE FD79 CMESTR BSR OBTAIN NEXT CHARACTER 8B READ 01412A FDEC 8D ? END OF QUOTED STRING 01413A FDEE 81 27 **CMPA** # \* \* YES, QUIT STRING MODE 01414A FDF0 27 0C FDFE BEQ CMSPCE A,B TO B FOR SUBROUTINE 01415A FDF2 1F 89 Α TFR FE2B GO UPDATE BYTE 01416A FDF4 8D 35 BSR MUPDAT CMESTR GET NEXT CHARACTER 01417A FDF6 20 FDEC BRA \* BLANK - NEXT BYTE 01418 A CMNOTQ CMPA ? BLANK FOR NEXT BYTE 20 01419A FDF8 81 #\$20 FE02 BRANCH NOT 01420A FDFA 26 06 BNE CMNOTB STX **ADDR** UPDATE POINTER 01421A FDFC 9F 9E CMSPCE SWI GIVE SPACE 01422A FDFE 3F FCB SPACE FUNCTION 01423A FDFF 07 NOW PROMPT FOR NEXT CMEM2 FDC8 BRA 01424A FE00 20 C6 \* LINE FEED -NEXT BYTE WITH ADDRESS 01425 A CMNOTB CMPA ? LINE FEED FOR NEXT BYTE 01426A FE02 81 0A #LF 80 FE0E BNE CMNOTL BRANCH NO 01427A FE04 26 01428A FE06 86 QD LDA #CR GIVE CARRIAGE RETURN Α

PAGE 027 ASSIST09.SA:0 ASSISTO9 - MC6809 MONITOR 01429A FE08 3F SWI TO CONSOLE 01 A FCB OUTCH HANDLER 01430A FE09 01431A FEOA 9F 9E STX ADDR STORE NEXT ADDRESS 01432A FEOC 20 0A FE18 BRA **CMPADP** BRANCH TO SHOW \* UP ARROW - PREVIOUS BYTE AND ADDRESS 01433 A CMNOTL CMPA # º © ? UP ARROW FOR PREVIOUS BYTE 01434A FE0E 81 5E 01435A FE10 26 A0 FE1C BNE CMNOTU BRANCH NOT DOWN TO PREVIOUS BYTE 01436A FE12 30 1E A LEAX -2,X 01437A FE14 9F 9E Α STX ADDR STORE NEW POINTER FORCE NEW LINE CMPADS SWI 01438A FE16 3F 01439A FE17 **FCB PCRLF** FUNCTION 06 A 01440A FE18 8D 07 FE21 CMPADP BSR PRTADR GO PRINT ITS VALUE 01441A FE1A 20 FDC8 BRA CMEM2 THEN PROMPT FOR INPUT \* SLASH - NEXT BYTE WITH ADDRESS 01442 # 1/ ? SLASH FOR CURRENT DISPLAY 01443A FEIC 81 2F A CMNOTU CMPA 01444A FELE 27 F6 FE16 BEQ **CMPADS** YES, SEND ADDRESS RETURN FROM COMMAND 01445A FE20 39 RTS \* PRINT CURRENT ADDRESS 01447 LOAD POINTER VALUE 01448A FE21 9E 9E A PRTADR LDX ADDR 01449A FE23 34 10 A **PSHS** Х SAVE X ON STACK 01450A FE25 30 ,s POINT TO IT FOR DISPLAY E4 Α LEAX SWI DISPLAY POINTER IN HEX 01451A FE27 3F FUNCTION 01452A FE28 05 Α FCB OUT4HS 01453A FE29 35 PULS RECOVER POINTER AND RETURN 90 Α PC,X 01455 \* UPDATE BYTE LOAD NEXT BYTE POINTER 01456A FE2B 9E 9E A MUPDAT LDX ADDR ,X+ STORE AND INCREMENT X 01457A FE2D E7 80 Α STB ? SUCCESFULL STORE BRANCH FOR '?' IF NOT 01458A FE2F E1 1F Α **CMPB** -1.X 01459A FE31 26 03 FE36 BNE MUPBAD STX ADDR STORE NEW POINTER VALUE 01460A FE33 9F 9E Α BACK TO CALLER 01461A FE35 39 RTS 01462A FE36 34 02 A MUPBAD PSHS SAVE A REGISTER Α # 1 ? SHOW INVALID 01463A FE38 86 3F Α LDA SEND OUT 01464A FE3A 3F SWI 01 FCB OUTCH FUNCTION 01465A FE3B Α 01466A FE3C 35 **PULS** PC,A RETURN TO CALLER 82 A \*WINDOW - SET WINDOW VALUE 01468 FE60 CWINDO BSR OBTAIN WINDOW VALUE CDNUM 01469A FE3E 8D 20 01470A FE40 DD STD WINDOW STORE IT IN **A0** Α END COMMAND 01471A FE42 39 01473 \*\*\*\*\*\*\*\*\*\*\* MEMORY - HIGH SPEED DISPLAY MEMORY 01474A FE43 8D FE60 CDISP BSR **CDNUM** FETCH ADDRESS 1B FORCE TO 16 BOUNDRY #\$F0 01475A FE45 C4 ANDR F0 Α 01476A FE47 1F 02 Α TER D,Y SAVE IN Y 15,Y DEFAULT LENGTH 01477A FE49 30 2F Α LEAX 01478A FE4B 25 FE51 BCS CDISPS BRANCH IF END OF INPUT 04 OBTAIN COUNT 01479A FE4D 8D 11 FE60 BSR CDNUM ASSUME COUNT, COMPUTE END ADDR 01480A FE4F 30 LEAX D,Y AB Α SETUP PARAMETERS FOR HSDATA 01481A FE51 34 30 A CDISPS PSHS Y,X ? WAS IT COUNT 01482A FE53 10A3 62 2,S Α CMPD

PAGE 028 ASSIST09.SA:	:0	ASSISTOS	9 - MC6809	MONITOR
01483A FE56 23 02 F 01484A FE58 ED E4 01485A FE5A AD 9D E18 01486A FE5E 35 E0	FE5A A 34 CDCNT A	BLS STD JSR PULS	CDCNT ,S [VECTAB+. PC,U,Y	BRANCH YES STORE HIGH ADDRESS HSDTA,PCR] CALL PRINT ROUTINE CLEAN STACK AND END COMMAND
01488 01489 01490 01491	* ONLY	DELIMIT		T IF NONE  R, BLANK, OR '/' ARE ACCEPTED  IF CARRIAGE RETURN DELMITER,  ELSE C=0
01493A FE63 26 09 E 01494A FE65 81 2F	FCE1 CDNUM FE6E A FE6E A A	LBSR BNE CMPA BHI CMPA LDD	BLDNUM CDBADN #'/ CDBADN #CR+1 NUMBER	OBTAIN NUMBER BRANCH IF INVALID ? VALID DELIMITER BRANCH IF NOT FOR ERROR LEAVE COMPARE FOR CARRIAGE RET LOAD NUMBER
01498A FE6D 39 01499A FE6E 16 FAEB F	F95C CDBADN	RTS LBRA	CMDBAD	RETURN WITH COMPARE RETURN TO ERROR MECHANISM
01503A FE73 1F C2	FE60 CPUNCH A FE60 A		CDNUM D,Y CDNUM ,-S	- PUNCH MEMORY IN S1-S9 FORMAT OBTAIN START ADDRESS SAVE IN Y OBTAIN END ADDRESS SETUP PUNCH FUNCTION CODE STORE VALUES ON STACK
01507A FE7B AD 9D E16 01508A FE7F AD 9D E16 01509A FE83 34 01 01510A FE85 AD 9D E15 01511A FE89 35 01 01512A FE8B 26 E1	63 A 5f A Fe6e	JSR JSR PSHS JSR PULS BNE	[VECTAB+ CC [VECTAB+ CC CDBADN	.BSON,PCR] INITIALIZE HANDLER .BSDTA,PCR] PERFORM FUNCTION SAVE RETURN CODE .BSOFF,PCR] TURN OFF HANDLER OBTAIN CONDITION CODE SAVED BRANCH IF ERROR
01513A FE8D 35 B2	A	PULS	PC,Y,X,A	RETURN FROM COMMAND
01515	*****	*****	****I.OAD	- LOAD MEMORY FROM S1-S9 FORMAT
	FE92 CLOAD A	BSR FCB	CLVOFS 1	CALL SETUP AND PASS CODE LOAD FUNCTION CODE FOR PACKET
01522A FE98 8D C6 01523A FE9A 8C 01524A FE9B 4F	A CLVOFS A FE9B FE60 A CLVDFT	LEAU BEQ BSR FCB CLRA	[,S++] [,U] CLVDFT CDNUM SKIP2	LOAD CODE IN HIGH BYTE OF U NOT CHANGING CC AND RESTORE S BRANCH IF CARRIAGE RETURN NEXT OBTAIN OFFSET SKIP DEFAULT OFFSET CREATE ZERO OFFSET
01525A FE9C 5F 01526A FE9D 34 4E 01527A FE9F 20 DA	A FE7B	CLRB PSHS BRA	U,DP,D CCALBS	AS DEFAULT SETUP CODE, NULL WORD, OFFSET ENTER CALL TO BS ROUTINES
01529	*****	*****	******	FY - COMPARE MEMORY WITH FILES
· · -	FE92 CVER A	BSR FCB	CLVOFS -1	COMPUTE OFFSET IF ANY VERIFY FNCTN CODE FOR PACKET

---

PAG	E (	029	ASS:	ISTO9.SA	: 0	2	SSISTO	9 - MC6809	MONITOR
015 015 015 015 015 015	34 35A 36A 37A 38A 39A 40A 41A 42A	FEA4 FEA6 FEA6 FEA6 FEA6 FEB6 FEB6	DD 32 A EE D DF DE CC L CC	BA 91 62 F8 OA 99 F6 0701	A A	******* CTRACE CDOT CTRCE3	BSR STD LEAS	****** CDNUM TRACEC 2,S [10,S] LASTOP VECTAB+.F	CE - TRACE INSTRUCTIONS - SINGLE STEP TRACE OBTAIN TRACE COUNT STORE COUNT RID COMMAND RETURN FROM STACK LOAD OPCODE TO EXECUTE STORE FOR TRACE INTERRUPT PTM LOAD PTM ADDRESS CYCLES DOWN+CYCLES UP TM,U START NMI TIMEOUT RETURN FOR ONE INSTRUCTION
015	45					*****	******	NULLS -	SET NEW LINE AND CHAR PADDING
015	47A	FEB? FEB	DD		FE60 A	CNULLS		CDNUM	OBTAIN NEW LINE PAD PAD RESET VALUES END COMMAND
015	50					*****	*****	****\$qŋֈ <u>.</u> g	VEL - SET STACK TRACE LEVEL
		FEBO	27	05	EEC 3	CSTLEV		STLDFT	TAKE DEFAULT
		FEBI			FE60	COIDEV	BSR	CDNUM	OBTAIN NEW STACK LEVEL
		FEC(		F8	A		STD	SLEVEL	STORE NEW ENTRY
		FEC		FO	В		RTS	200400	TO COMMAND HANDLER
		FEC:		6E	Δ	STLDFT		14,S	COMPUTE NMI COMPARE
		FEC:		F8	Â	SILDFI	STX	SLÉVEL	AND STORE IT
		FEC			••		RTS	022102	END COMMAND
015 015	60			0.6	<b>77.60</b>	****	*****	****	ET - COMPUTE SHORT AND LONG BRANCH OFFSETS
		FEC				COFFS	BSR	CDNUM	OBTAIN INSTRUCTION ADDRESS
		FEC			A FE60		TFR BSR	D,X CDNUM	USE AS FROM ADDRESS OBTAIN TO ADDRESS
		FEC	ם ס	92	1 500	* n-mo			FROM INSTRUCTION OFFSET BYTE(S)
015		pp.C.	2 20	01	2	D=10		•	ADJUST FOR *+2 SHORT BRANCH
		FEC!		01 30	A A		LEAX PSHS	1,X Y,X	STORE WORK WORD AND VALUE ON S
		FED					SUBD	, S	FIND OFFSET
		FED.			A A		STD	,s ,s	SAVE OVER STACK
		FED			A A		LEAX	1,s	POINT FOR ONE BYTE DISPLAY
		FED			A		SEX	1,0	SIGN EXTEND LOW BYTE
					7.		CMPA	c	
		FED!			A			,S	? VALID ONE BYTE OFFSET
				02	FEDF		BNE	COFNO1	BRANCH IF NOT
		FED!		04	A		SWI FCB	OUT2HS	SHOW ONE BYTE OFFSET FUNCTION
						COENOI			
		FED				COFNOl		,S _1 =1	RELOAD OFFSET
		FEE			A		LEAU	-1,U	CONVERT TO LONG BRANCH OFFSET
		FEE			A		STU	, X	STORE BACK WHERE X POINTS NOW SHOW TWO BYTE OFFSET
		FEE			74		SWI	OttmAuc	
		FEE		05	A		FCB	OUT4HS	FUNCTION FORCE NEW LINE
_		FEE					SWI	DCDI E	FORCE NEW LINE
		FEE		06	A		FCB	PCRLF	FUNCTION CONTACT AND CONTACT
		FEE	9 35	96	Α		PULS	PC,X,D	RESTORE STACK AND END COMMAND
015	83					*H			

```
01585
                            *****
                                                       BREAKPOINTS
01586
                      FF10 CBKPT BEQ
                                           CBKDSP
                                                    BRANCH DISPLAY OF JUST 'B'
01587A FEEB 27
                 23
                 FDF1 FCE1
                                                    ATTEMPT VALUE ENTRY
01588A FEED 17
                                   LBSR
                                           BLDNUM
01589A FEF0 27
                 2C
                       FFlE
                                   BEO
                                           CBKADD
                                                    BRANCH TO ADD IF SO
                                           # 1 -
                 2D
                                   CMPA
                                                    ? CORRECT DELIMITER
01590A FEF2 81
01591A FEF4 26
                 3F
                       FF35
                                   BNE
                                           CBKERR
                                                    NO, BRANCH FOR ERROR
                                                    ATTEMPT DELETE VALUE
01592A FEF6 17
                 FDE8 FCE1
                                   LBSR
                                           BLDNUM
                                                    GOT ONE, GO DELETE IT
01593A FEF9 27
                 03
                       FEFE
                                   BEQ
                                           CBKDLE
                                                    WAS 'B -', SO ZERO COUNT
                                           BKPTCT
01594A FEFB OF
                 FA
                                   CLR
                                                    END COMMAND
01595A FEFD 39
                            CBKRTS RTS
01596
                            * DELETE THE ENTRY
01597A FEFE 8D
                  40
                       FF40 CBKDLE BSR
                                           CBKSET
                                                    SETUP REGISTERS AND VALUE
                                                    ? ANY ENTRIES IN TABLE
01598A FF00 5A
                            CBKDLP DECB
                                                    BRANCH NO, ERROR ? IS THIS THE ENTRY
01599A FF01 2B
                 32
                       FF35
                                   BMI
                                           CBKERR
                                           ,Y++
01600A FF03 AC
                 Al
                                   CMPX
                                           CBKDLP
                                   BNE
                                                    NO, TRY NEXT
01601A FF05 26
                 F9
                       FF00
01602
                            * FOUND, NOW MOVE OTHERS UP IN ITS PLACE
                          A CBKDLM LDX
                                                    LOAD NEXT ONE UP
01603A FF07 AE
                                           ,Y++
                                                    MOVE DOWN BY ONE
01604A FF09 AF
                  3C
                                   STX
                                           -4,Y
                          Α
                                    DECB
                                                    ? DONE
01605A FF0B 5A
                                                    NO, CONTINUE MOVE
                  F9
                       FF07
                                   BPL
                                           CBKDLM
01606A FF0C 2A
                                                    DECREMENT BREAKPOINT COUNT
01607A FF0E 0A
                  FA
                          Α
                                   DEC
                                           BKPTCT
                                                    SETUP REGISTERS AND LOAD VALUE
01608A FF10 8D
                  2E
                       FF40 CBKDSP BSR
                                           CBKSET
01609A FF12 27
                  E9
                       FEFD
                                   BEQ
                                           CBKRTS
                                                    RETURN IF NONE TO DISPLY
                                                    POINT TO NEXT ENTRY
01610A FF14 30
                          A CBKDSL LEAX
                                           ,Y++
                  Αl
                                                    DISPLAY IN HEX
01611A FF16 3F
                                    SWI
                  05
                                           OUT4HS
                                                    FUNCTION
01612A FF17
                          Α
                                    FCB
                                                    COUNT DOWN
01613A FF18 5A
                                    DECB
                                           CBKDSL
                                                    LOOP IF MORE TO DO
01614A FF19 26
                  F9
                       FF14
                                    BNE
                                                    SKIP TO NEW LINE
01615A FF1B 3F
                                    SWI
                                                    FUNCTION
                                    FCB
                                           PCRLF
01616A FF1C
                  06
01617A FF1D 39
                                    RTS
                                                    RETURN TO END COMMAND
                            * ADD NEW ENTRY
01618
                                                    SETUP REGISTERS
                  20
                       FF40 CBKADD BSR
                                           CBKSET
01619A FF1E 8D
01620A FF20 C1
                                    CMPB
                                           #NUMBKP
                                                    ? ALREADY FULL
                  08
                       FF35
                                    BEO
                                           CBKERR
                                                    BRANCH ERROR IF SO
01621A FF22 27
                  11
                                           , Х
                                                    LOAD BYTE TO TRAP
01622A FF24 A6
                  84
                          Α
                                    LDA
                                                    TRY TO CHANGE
01623A FF26 E7
                  84
                          Α
                                    STB
                                           , X
                                                     ? CHANGABLE RAM
01624A FF28 E1
                  84
                          Α
                                    CMPB
                                           , Х
                                           CBKERR
                                                    BRANCH ERROR IF NOT
01625A FF2A 26
                  09
                       FF35
                                    BNE
                                           , X
                                                     RESTORE BYTE
                  84
                                    STA
01626A FF2C A7
                          Α
01627A FF2E 5A
                           CBKADL DECB
                                                     COUNT DOWN
01628A FF2F 2B
                                           CBKADT
                                                    BRANCH IF DONE TO ADD IT
                       FF38
                  07
                                    BMI
                                           ,Y++
                                                     ? ENTRY ALREADY HERE
                                    CMPX
01629A FF31 AC
                  Al
                                           CBKADL
                                                     LOOP IF NOT
                       FF2E
01630A FF33 26
                  F9
                                    BNE
01631A FF35 16
                  FA24 F95C CBKERR LBRA
                                           CMDBAD
                                                     RETURN TO ERROR PRODUCE
                                           ,Y
                                                     ADD THIS ENTRY
01632A FF38 AF
                  A4
                          A CBKADT STX
                                           -NUMBKP*2+1,Y CLEAR OPTIONAL BYTE
01633A FF3A 6F
                                    CLR
                  31
                                           BKPTCT
                                                     ADD ONE TO COUNT
01634A FF3C 0C
                  FA
                                    INC
                                                     AND NOW DISPLAY ALL OF 'EM
01635A FF3E 20
                                    BRA
                                           CBKDSP
                  D0
                             * SETUP REGISTERS FOR SCAN
01636
                                                     LOAD VALUE DESIRED
                           A CBKSET LDX
01637A FF40 9E
                  9В
                                           NUMBER
01638A FF42 31
                  8D E06C
                            CBKLDR LEAY
                                           BKPTBL, PCR LOAD START OF TABLE
01639A FF46 D6
                          Α
                                    LDB
                                           BKPTCT
                                                     LOAD ENTRY COUNT
                  FA
01640A FF48 39
                                    RTS
                                                     RETURN
```

031 ASSIST09.SA:0 PAGE ASSISTO9 - MC6809 MONITOR \*\*\*\*\*\*\*\* \* \* \* \* \* \* \* \* \* ENCODE - ENCODE A POSTBYTE 01642 01643A FF49 6F E2 A CENCDE CLR DEFAULT TO NOT INDIRECT 01644A FF4B 5F CLRB ZERO POSTBYTE VALUE 01645A FF4C 30 8C 3F LEAX <CONV1,PCR START TABLE SEARCH</pre> 01646A FF4F 3F SWI OBTAIN FIRST CHARACTER 01647A FF50 00 FCB INCHNP FUNCTION Α # 1 { 01648A FF51 81 ? INDIRECT HERE 5B Α **CMPA** 01649A FF53 26 06 FF5B BNE CEN2 BRANCH IF NOT 01650A FF55 10 #\$10 86 Α LDA SET INDIRECT BIT ON 01651A FF57 A7 SAVE FOR LATER E4 Α STA ,s 01652A FF59 3F CENGET SWI **OBTAIN NEXT CHARACTER** 01653A FF5A INCHNP 00 Α FCB FUNCTION 01654A FF5B 81 00 A CEN2 **CMPA** ? END OF ENTRY #CR 01655A FF5D 27 0C FF6B BEO CEND1 BRANCH YES 01656A FF5F 6D CENLP1 TST 84 ,х ? END OF TABLE Α 01657A FF61 2B FF35 D2 BMI **CBKERR** BRANCH ERROR IF SO ,X++ 01658A FF63 A1 81 **CMPA** ? THIS THE CHARACTER 01659A FF65 26 FF5F CENLP1 F8 BNE BRANCH IF NOT 01660A FF67 EB **1**F Α ADDB -1,X ADD THIS VALUE 01661A FF69 20 EE **FF59** BRA CENGET GET NEXT INPUT 8C 49 01662A FF6B 30 CEND1 LEAX <CONV2,PCR POINT AT TABLE 2</pre> 01663A FF6E 1F 98 TFR B,A SAVE COPY IN A 01664A FF70 84 60 Α **ANDA** #\$60 ISOLATE REGISTER MASK ,s 01665A FF72 AA E4 ORA Α ADD IN INDIRECTION BIT 01666A FF74 A7 ,s SAVE BACK AS POSTBYTE SKELETON E4 Α STA 01667A FF76 C4 9F **ANDB** #\$9F CLEAR REGISTER BITS A CENLP2 TST 01668A FF78 6D 84 ,Х ? END OF TABLE 01669A FF7A 27 FF35 CBKERR В9 BEQ BRANCH ERROR IF SO 01670A FF7C E1 ? SAME VALUE 81 Α **CMPB** ,X++ FF78 01671A FF7E 26 CENLP2 LOOP IF NOT F8 BNE 01672A FF80 E6 1F Α LDB -1,X LOAD RESULT VALUE 01673A FF82 EA ORB F.4 Α ,s ADD TO BASE SKELETON ,s 01674A FF84 E7 01675A FF86 30 E4 Α STB SAVE POSTBYTE ON STACK POINT TO IT E4 Α LEAX ,s 01676A FF88 3F SWI SEND OUT AS HEX 01677A FF89 OUT2HS **FUNCTION** Α **FCB** 01678A FF8A 3F SWI TO NEXT LINE 01679A FF8B 06 **FCB** PCRLF FUNCTION Α 01680A FF8C 35 84 **PULS** PC,B END OF COMMAND \* TABLE ONE DEFINES VALID INPUT IN SEQUENCE 01682 'A,\$04,'B,\$05,'D,\$06,'H,\$01 'H,\$01,'H,\$01,'H,\$00,',,\$00 '-,\$09,'-,\$01,'S,\$70,'Y,\$30 41 A CONV1 01683A FF8E FCB 01684A FF96 48 A FCB 01685A FF9E 2D Α FCB 'U,\$50,'X,\$10,'+,\$07,'+,\$01 'P,\$80,'C,\$00,'R,\$00,'],\$00 \$FF END OF TABLE 55 **FCB** 01686A FFA6 Α 01687A FFAE 50 Α FCB 01688A FFB6 FCB FF \*CONV2 USES ABOVE CONVERSION TO SET POSTBYTE 01689 01690 BIT SKELETON. 01691A FFB7 1084 A CONV2 FDB \$1084,\$1100 R, H,R 01692A FFBB 1288 FDB \$1288,\$1389 HH,R HHHH, R 01693A FFBF 1486 Α FDB \$1486,\$1585 A,R B,R 01694A FFC3 168B FDB \$168B,\$1780 D,R Α ,R+ 01695A FFC7 1881 FDB \$1881,\$1982 ,R++ ,-R Α 01696A FFCB FDB \$1A83,\$828C ,--R 1A83 Α HH, PCR 01697A FFCF 838D Α FDB \$838D,\$039F HHHH,PCR (HHHH) 01698A FFD3 00 Α **FCB** END OF TABLE

```
PAGE 032 ASSIST09.SA:0
                            **************
01700
01701
                                         DEFAULT INTERRUPT TRANSFERS
                            **************
01702
01703A FFD4 6E
               9D DFEE
                           RSRVD JMP
                                         [VECTAB+.RSVD,PCR] RESERVED VECTOR
01704A FFD8 6E 9D DFEC
                           SWI3 JMP
                                          [VECTAB+.SWI3,PCR] SWI3 VECTOR
01705A FFDC 6E 9D DFEA
                           SWI2 JMP
                                          [VECTAB+.SWI2,PCR] SWI2 VECTOR
                9D DFE8
01706A FFE0 6E
                           FIRQ JMP
                                          [VECTAB+.FIRQ,PCR] FIRQ VECTOR
                           IRQ JMP [VECTAB+.IRQ,PCR] IRQ VECTOR SWI JMP [VECTAB+.SWI,PCR] SWI VECTOR NMI JMP [VECTAB+.NMI,PCR] NMI VECTOR
01707A FFE4 6E
                 9D DFE6
01708A FFE8 6E
01709A FFEC 6E
               9D DFE4
               9D DFE2
                            ************
01711
                                          ASSISTO9 HARDWARE VECTOR TABLE
01712
                             THIS TABLE IS USED IF THE ASSISTO9 ROM ADDRESSES
01713
01714
                            * THE MC6809 HARDWARE VECTORS.
01715
                            ***************
                                          ROMBEG+ROMSIZ-16 SETUP HARDWARE VECTORS
01716A FFF0
                                  ORG
01717A FFF0
                 FFD4
                                  FDB
                                          RSRVD RESERVED SLOT
                       Α
                                                   SOFTWARE INTERRUPT 3
SOFTWARE INTERRUPT 2
01718A FFF2
                FF D8
                                  FDB
                                          SWI3
                        Α
                                          SWI2
01719A FFF4
                FFDC
                        Α
                                  FDB
               FFE0
                        A
A
A
01720A FFF6
                                  FDB
                                          FIRO
                                                   FAST INTERRUPT REQUEST
                 FFE4
01721A FFF8
                                  FDB
                                          IRQ
                                                   INTERRUPT REQUEST
                FFE8
01722A FFFA
                                  FDB
                                          SWI
                                                   SOFTWARE INTERRUPT
                FFEC A
01723A FFFC
                                  FDB
                                          NMI
                                                   NON-MASKABLE INTERRUPT
                                  FDB
01724A FFFE
                 F837 A
                                          RESET
                                                   RESTART
01726
                                 END
                 F837
                                          RESET
TOTAL ERRORS 00000--00000
TOTAL WARNINGS 00000--00000
   002E .ACIA 00095*00825 00837 00853
   0000 .AVTBL 00072*00594
   0024 .BSDTA 00090*01508
   0026 .BSOFF 00091*01510
0022 .BSON 00089*01507
   0016 .CIDTA 00083*00725
0018 .CIOFF 00084*
   0014 .CION 00082*00348
   0002 .CMDL1 00073*00429
   002C .CMDL2 00094*00432
001C .CODTA 00086*00568
001E .COOFF 00087*
   001A .COON 00085*00349
   0032 .ECHO 00097*00625
   002A .EXPAN 00093*01224
   000A .FIRQ 00077*01706
   0020 .HSDTA 00088*01485
000C .IRQ 00078*01707
                00080*01709
   0010 .NMI
               00096*00857 00860 00977 00981 00985 01025 01547
   0030 .PAD
   0028 .PAUSE 00092*00724
0034 .PTM 00098*00353
                00098*00353 01540
```

ASSISTO9 - MC6809 MONITOR

```
PAGE 033 ASSIST09.SA:0
                                    ASSISTO9 - MC6809 MONITOR
   0012 .RESET 00081*
   0004 .RSVD 00074*01703
   000E .SWI
                 00079*01708
                00076*01705
   0008 .SWI2
   0006 .SWI3
                00075*01704
   E008 ACIA
                 00024*00256
                 00133*01239 01391 01392 01402 01421 01431 01437 01448 01456 01460
   DF9E ADDR
   FDA7 ARMBK2 00773 01357 01369*
   FD8E ARMBLP 01356*01360
FDAC ARMLOP 01371*01377
   FD9D ARMNSW 01362 01364*
   DF9D BASEPG 00135*00186 00784
                 00036*00782
   0007 BELL
   DFB2 BKPTBL 00127*01638
   DFFA BKPTCT 00121*00386 01370 01594 01607 01634 01639
   DFA2 BKPTOP 00129*
                 00192*00196
   F815 BLD2
   F821 BLD3
                 00198*00201
   FD46 BLDBAD 01288*01339
   FD4D BLDHEX 01250 01301*
   FD4F BLDHXC 00421 01302*
FD49 BLDHXI 01233 01299*
   FCDF BLDNNB 01164 01219*01397
   FCE1 BLDNUM 01222*01286 01492 01588 01592
   F835 BLDRTN 00205 00207*
FD58 BLDSHF 01307*01311
   F800 BLDVTR 00183*00218
   000A BRKPT 00066*01384
   FB6A BSDCMP 00942 00944*
   FB70 BSDEOL 00940 00948*
   FB40 BSDLD1 00919*00922 00949
   FB42 BSDLD2 00921*00928
   FB60 BSDNXT 00939*00945
   FB92 BSDPUN 00913 00977*
   FB6E BSDSRT 00926 00946*00950
                00250 00911*
   FB38 BSDTA
   FB27 BSOFF
                 00251 00891*
   FB33 BSOFLP 00899*00900
                 00249 00880*
00882 00884*
   FB1B BSON
   FB22 BSON2
   FBEF BSPEOF 01021 01033*
                00987*01020
   FBA3 BSPGO
   FBC6 BSPMRE 01009*01011
   FBAF BSPOK 00990 00992*
FBEC BSPSTR 00997 01032*
   FBE7 BSPUN2 01003 01005 01006 01009 01029*
   FBE9 BSPUNC 01017 01030*
                 00930 00933 00935 00939 00953*
   FB75 BYTE
   FB89 BYTHEX 00953 00956 00965*
   FB88 BYTRTS 00963*00968
   0018 CAN 00040*00711 00718 01338
FF1E CBKADD 01589 01619*
   FF2E CBKADL 01627*01630
   FF38 CBKADT 01628 01632*
FEFE CBKDLE 01593 01597*
   FF07 CBKDLM 01603*01606
   FF00 CBKDLP 01598*01601
```

FF14 CBKDSL 01610\*01614

```
PAGE 034 ASSIST09.SA:0
                                      ASSIST09 - MC6809 MONITOR
   FF10 CBKDSP 01587 01608*01635
   FF35 CBKERR 01591 01599 01621 01625 01631*01657 01669
   FF42 CBKLDR 00303 00383 01354 01369 01638*
FEEB CBKPT 00503 01587*
   FEFD CBKRTS 01595*01609
   FF40 CBKSET 01597 01608 01619 01637*
FE7B CCALBS 01507*01527
   FDB9 CCALL 00506 01380*
   FE6E CDBADN 01493 01495 01499*01512
                 01483 01485*
   FE5A CDCNT
                 00509 01474*
   FE43 CDISP
   FE51 CDISPS 01478 01481*
                 01367 01390 01469 01474 01479 01492*01502 01504 01522 01535 01546
   FE60 CDNUM
                 01552 01561 01563
   FEA8 CDOT
                 00408 01365 01537*
                 01649 01654*
   FF5B CEN2
   FF49 CENCDE 00512 01643*
   FF6B CEND1 01655 01662*
   FF59 CENGET 01652*01661
   FF5F CENLP1 01656*01659
   FF78 CENLP2 01668*01671
FD80 CGO 00515 01344*
   FDBF CGOBRK 01383*01385
   FA58 CHKABT 00701 00709*00764
   FA61 CHKRTN 00710 00714*
   FA60 CHKSEC 00713*00719
                 00712 00715*00717
   FA62 CHKWT
   FADC CIDTA
                 00243 00825*
   FAFO CIOFF
                 00244 00844*
   FAE6 CION
                 00242 00835*
   FAE5 CIRTN
                 00828 00830*
   FE8F CLOAD
                 00518 01516*
   FE9B CLVDFT 01521 01524*
FE92 CLVOFS 01516 01519*01530
   F8F7 CMD
                 00354 00380*00439
   F935 CMD2
                 00415*00425
   F948 CMD3
                 00422 00424*
   F95C CMDBAD 00435*00464 01288 01499 01631
   F977 CMDCMP 00450*00455
   F901 CMDDDL 00387*00391
   F96C CMDFLS 00444*00453
   F94D CMDGOT 00416 00427*
F990 CMDMEM 00420 00463*
   F8F9 CMDNEP 00383*00800
   F90A CMDNOL 00384 00388 00392*00462
F953 CMDSCH 00430*00434 00445
   F96F CMDSIZ 00443 00446*
   F967 CMDSME 00431 00441*
F99B CMDTB2 00254 00496*
   F99C CMDTBL 00233 00500*
   F987 CMDXQT 00410 00413 00459*00467 FDC3 CMEM 00521 01390*
    FDC8 CMEM2
                 01392*01424 01441
                  01397*01404 01408
    FDD1 CMEM4
                 00465 01391*
    FDC6 CMEMN
    FDE0 CMENUM 01398 01405*
    FDEC CMESTR 01412*01417
    FE02 CMNOTB 01420 01426*
```

```
PAGE 035 ASSISTO9.SA:0
                                   ASSISTO9 - MC6809 MONITOR
   FDE8 CMNOTC 01401 01410*
   FEOE CMNOTL 01427 01434*
   FDF8 CMNOTQ 01411 01419*
   FE1C CMNOTU 01435 01443*
   FE18 CMPADP 00411 00465 01432 01440*
   FE16 CMPADS 01438*01444
   FDFE CMSPCE 01414 01422*
   FEB7 CNULLS 00524 01546*
   FD74 CNVGOT 01325 01331*
FD62 CNVHEX 00967 01302 01322*
   FD76 CNVOK 01312 01332*
   FD78 CNVRTS 01287 01303 01323 01327 01329 01333*01372
   FAF1 CODTA 00246 00852*
   FB0F CODTAD 00869*00872
   FB12 CODTAO 00854 00864 00870*
FB07 CODTLP 00864*00866
   FB03 CODTPD 00859 00861*
   FB0D CODTRT 00856 00867*
                00527 01561*
   FEC8 COFFS
   FEDF COFNO1 01572 01575*
   FF8E CONVI
                01645 01683*
   FFB7 CONV2
                01662 01691*
   FAF0 COOFF
                00247 00845*
   FAE6 COON
                00245 00836*
   FE71 CPUNCH 00530 01502*
   000D CR
                00038*00427 00621 00667 00858 01034 01166 01185 01428 01496 01654
   FC4A CREG
                00533 01102*
   FEBC CSTLEV 00536 01551*
   FEA4 CTRACE 00539 01535*
   FEAA CTRCE3 00766 01538*
FEA1 CVER 00542 01530*
   FE3E CWINDO 00545 01469*
   DF8E DELIM 00153*00751 00757 01223 01236 01256
   0000 DFTCHP 00026*00257
   0005 DFTNLP 00027*00257
   0010 DLE
                00039*00855
   0004 EOT
                00035*00343 00652 00684 00738 00782 01032 01034
   FABD ERRMSG 00436 00782*00789
   FACE ERROR 00314 00789*
   FCE9 EXPl
                00253 01232*
   FD07 EXP2
                01234 01250*01251
   FD23 EXPADD 01266*01282
   FD17 EXPCDL 01252 01260*01269
   FD2B EXPCHM 01262 01270*
   FCEB EXPDLM 01233*01237
   FD05 EXPRTN 01248*01257 01275
   FD36 EXPSUB 01271 01276*
   FD0D EXPTDI 01254*01273
   FD0F EXPTDL 01241 01244 01247 01255*
   FD42 EXPTRM 01263 01276 01286*
   FFE0 FIRQ
                01706*01720
   FABC FIROR 00237 00816*
   FD83 GOADDR 01344 01349*01380
   FDA2 GONDFT 01351 01367* 0034 HIVTR 00100*00592
   FC00 HSBLNK 01046*01049
   FC47 HSDRTN 01062 01086 01092*
                00248 01043*01091
   FBFC HSDTA
```

---

```
PAGE 036 ASSISTO9.SA:0
                                    ASSIST09 - MC6809 MONITOR
   FC2B HSHCHR 01076*01084
   FC35 HSHCOK 01079 01081*
   FC33 HSHDOT 01077 01080*
   FC14 HSHLNE 01060*01090
   FC20 HSHNXT 01068*01071
   FC06 HSHTTL 01051*01059
   0000 INCHNP 00056*00920 00924 00966 01337 01647 01653
   F844 INITVT 00188 00233*
                00197 00264*
00197 00256*
   F87D INTVE
   F870 INTVS
                01707*01721
   FFE4 IRQ
   FAD8 IRQR
                00238 00808*
   DF99 LASTOP 00139*00752 01539
   FAC1 LDDP
                00297 00740 00784*00809
   000A LF 00037*00623 00638 00669 01034 01426 DF8F MISFLG 00151*00402 00619 00741 00772 00886 00897 01364
   0008 MONITR 00064*00222
   FA79 MSHOWP 00738*00748
   FE36 MUPBAD 01459 01462*
   FE2B MUPDAT 01406 01416 01456*
   FFEC NMI
                01709*01723
   FAB7 NMICON 00742 00772*
                00240 00740*
   FA7D NMIR
   FABO NMITRC 00744 00747 00766*
   DF9B NUMBER 00137*00401 00466 01179 01255 01260 01265 01267 01278 01299 01300
                01308 01309 01405 01497 01637
   0008 NUMBKP 00029*00126 00128 00389 01358 01374 01620 01633
   000B NUMFUN 00068*00313
   001B NUMVTR 00099*00124 00190
   0004 OUT2HS 00060*01069 01156 01574 01677
   0005 OUT4HS 00061*00754 01065 01153 01452 01579 01612
   0001 OUTCH
                00057*00396 00885 00893 00896 00983 01082 01142 01146 01396 01430
                01465
   000B PAUSE
                00067*
   DFFC PAUSER 00117*00252
   DF93 PCNTER 00145*00393 01242 0006 PCRLF 00062*00381 01044 01061 01093 01161 01439 01581 01616 01679
   0003 PDATA 00059*00352 00791 00999 01023
   0002 PDATAL 00058*00438 00750
   003E PROMPT 00028*00394
   FE21 PRTADR 01440 01448*
   DF95 PSTACK 00143*00398 00435
   E000 PTM
                00025*00042 00043 00044 00045 00046 00047 00259 00355 00356 00358
                00359 00361 01542
   E000 PTMC13 00043*00359
E001 PTMC2 00044*00358 00361
   E001 PTMSTA 00042*
   E002 PTMTM1 00045*00355 00356 01542
   E004 PTMTM2 00046*
   E006 PTMTM3 00047*
   E700 RAMOFS 00021*00111
FD79 READ 00407 00424 01258 01301 01336*01412
   FC94 REG4
                01157*01176 01186
   FCC3 REGAGN 01167 01189*
FC70 REGCHG 01104 01135*
   FC9D REGCNG 01149 01164*
   FC50 REGMSK 01123*01137
   FCB1 REGNXC 01165 01177*
```

```
PAGE 037 ASSIST09.SA:0
                                      ASSISTO9 - MC6809 MONITOR
   FC78 REGP1
                 01138*01143 01159
                 01140 01144*
   FC81 REGP2
   FC92 REGP3
                 01151 01155*
   FAB3 REGPRS 00755 00768*00799
   FC6F REGPRT 00768 01102 01134*
   FC9B REGRTN 01162*01201
   FCAA REGSKP 01172*01175
   FCC9 REGTF1 01191*01194
   FCD6 REGTF2 01197*01200
   FCBB REGTWO 01181 01183*
   F837 RESET 00217*00241 01724 01726
   F83D RESET2 00219*00223
F000 ROM2OF 00023*00202
   DF66 ROM2WK 00155*
   F800 ROMBEG 00020*00023 00111 00167 01716
   0800 ROMSIZ 00022*00023 01716
   FFD4 RSRVD 01703*01717
   FAD8 RSRVDR 00234 00809*
   DF97 RSTACK 00141*00345 00788
   FABC RTI
                 00774*00816
                 00787 00841*00844 00845 00568*00624 00640 00668 00682
   FAFO RTS
   F9EC SEND
   F8C9 SIGNON 00342*00350
   008C SKIP2 00049*00863 01154 01220 01523
   DFF8 SLEVEL 00123*00746 01553 01556
                 00063*01047 01054 01056 01073 01173 01423
    0007 SPACE
   DF51 STACK 00158*00217
FEC3 STLDFT 01551 01555*
   FFE8 SWI
                 01708*01722
                 01705*01719
   FFDC SWI2
                 00236 00806*
    FAD8 SWI2R
                 01704*01718
   FFD8 SWI3
                 00235 00807*
   FAD8 SWI3R
    DFFB SWIBFL 00119*00301 00311 01363
    DF90 SWICNT 00149*00296 00641 00743
   F8B5 SWIDNE 00302 00306 00311*
F8A8 SWILP 00305*00308
   F895 SWIR
                 00239 00296*
    F87D SWIVTB 00283*00283 00284 00285 00286 00287 00288 00289 00290 00291 00292
                 00293 00294 00317
    DF91 TRACEC 00147*00403 00759 00762 01536
    DF51 TSTACK 00157*01189
    0009 VCTRSW 00065*
    DFC2 VECTAB 00125*00183 00348 00349 00353 00429 00432 00568 00594 00625 00724
                 00725 00825 00837 00853 00857 00860 00977 00981 00985 01025 01224 01485 01507 01508 01510 01540 01547 01703 01704 01705 01706 01707
                  01708 01709
    DFA0 WINDOW 00131*01245 01470
    DF00 WORKPG 00111*00112 00113
    FA72 XQCIDT 00612 00709 00716 00725*
FA6E XQPAUS 00611 00700 00715 00724*00869
    FAD5 2BKCMD 00756 00758 00760 00763 00765 00800*
    FAD3 ZBKPNT 00293 00310 00799*00810
                 00622 00625*
00283 00612*00615 00617
    FA2A ZIN2
    FAll ZINCH
    FAOF ZINCHP 00611*00613
    F8E6 ZMONT2 00347 00353*
```

F8D2 ZMONTR 00291 00345\*

```
PAGE 038 ASSISTO9.SA:0 ASSISTO9 - MC6809 MONITOR

F9F2 ZOT2HS 00287 00571*
F9F0 ZOT4HS 00288 00570*
FA2E ZOTCH1 00284 00636*
FA37 ZOTCH2 00582 00640*
FA39 ZOTCH3 00593 00598 00600 00620 00626 00641*00704
F9D9 ZOUT2H 00557*00570 00571 01030 01393
F9E6 ZOUTHX 00561 00564*01052
FA4E ZPAUSE 00294 00700*
FA3D ZPCRLF 00289 00654*
FA3C ZPCRLS 00637 00652*00654
FA40 ZPDATA 00286 00667*
FA48 ZPDTA1 00285 00683*
FA46 ZPDTLP 00639 00682*00685
F9F6 ZSPACE 00290 00581*
F9FA ZVSWTH 00292 00591*
```

# APPENDIX C MACHINE CODE TO INSTRUCTION CROSS REFERENCE

### **C.1 INTRODUCTION**

This appendix contains a cross reference between the machine code, represented in hexadecimal and the instruction and addressing mode that it represents. The number of MPU cycles and the number of program bytes is also given. Refer to Table C-1.

Table C-1. Machine Code to Instruction Cross Reference

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+
01	•	<b>A</b>	•	_	31	LEAY	<b>A</b>	4+	2+	61	•	Å	•	
02	•				32	LEAS	Ţ	4+	2+	62	•			
03	COM		6	2	33	LEAU	Indexed	4+	2+	63	COM		6+	2+
04	LSR		6	2	34	PSHS	Immed	5+	2	64	LSR		6+	2+
05	•	1	•	_	35	PULS	<b>A</b>	5+	2	65	•	1		
06	ROR		6	2	36	PSHU	Ŧ	5+	2	66	ROR		6+	2+
07	ASR		6	2	37	PULU	Immed	5+	2	67	ASR		6+	2+
08	ASL, LSL	1	6	2	38	•	Inherent	•	_	68	ASL, LSL		6+	2+
09	ROL		6	2	39	RTS	<b>A</b>	5	1	69	ROL	1	6+	2+
0A	DEC	l	6	2	3A	ABX	T	3	1	6A	DEC	1	6+	2+
0B	•		•	_	3B	RTI	ĺ	6/15	1	6B	•	İ	•	
OC.	INC		6	2	3C	CWAI	j	20	2	6C	INC	1	6+	2+
0D	TST		6	2	3D	MUL	1	11	1	6D	TST	1	6+	2+
0E	JMP		3	2	3E	•	↓	• • •	•	6E	JMP	J	3+	2+
0F	CLR	Direct	6	2	3F	SWI	Inherent	19	1	6F	CLR	Indexed	6+	2+
0.	OLIT	Direct	Ü	2	٥.	0711	microm		•	٥.		IIIdexed	0.	2 '
10	Page 2		_	_	40	NEGA	Inherent	2	1	70	NEG	Extended	7	3
11	Page 3	_	_	_	41	•	Å	_	·	71	•	A	•	•
12	NOP	Inherent	2	1	42	•				72	•	T		
13	SYNC	Inherent		i	43	COMA		2	1	73	СОМ	ļ	7	3
14	•			•	44	LSRA		2	1	74	LSR	j	7	3
15	•				45	•		_	•	75	•		•	•
16	LBRA	Relative	5	3	46	RORA	]	2	1	76	ROR		7	3
17	LBSR	Relative		3	47	ASRA	ł	2	1	. <del>7</del> 7	ASR	1	7	3
18	•	110101110	Ū	·	48	ASLA, LSLA		2	1	78	ASL, LSL		7	3
19	DAA	Inherent	2	1	49	ROLA		2	i	79	ROL		7	3
1A	ORCC	Immed	3	2	4A	DECA	İ	2	1	7A	DEC	1	7	3
1B	•		Ü	-	4B	•	1	-	•	7B	•	-	,	J
1C	ANDCC	Immed	3	2	4C	INCA	}	2	1	7C	INC		7	3
1D	SEX	Inherent	-	1	4D	TSTA	Ì	2	i	7D	TST		7	3
1E	EXG	Immed	8	2	4E	•	Ţ	_	•	7E	JMP	Ţ	4	3
1F	TFR	Immed	6	2	4F	CLRA	Inherent	2	1	7F	CLR	Extended		3
	,,,,		·	-		<i>-</i>		_	•	•	oc	EXIONOCA	•	•
20	BRA	Relative	3	2	50	NEGB	Inherent	2	1	80	SUBA	Immed	2	2
21	BRN	<b>A</b>	3	2	51	•	<b>A</b>			81	CMPA	<b>A</b>	2	2
22	BHI	T	3	2	52	•				82	S8CA	1	2	2
23	BLS		3	2	53	COMB	}	2	1	83	SUBD		4	3
24	BHS, BCC	1	3	2	54	LSRB	- 1	2	1	84	ANDA		2	2
25	BLO, BCS		3	2	55	•		_	•	85	BITA		2	2
26	BNE		3	2	56	RORB	1	2	1	86	LDA		2	2
27	BEQ		3	2	57	ASRB	1	2	1	87	•	l	_	-
28	BVC	i	3	2	58	ASLB, LSLB		2	1	88	EORA		2	2
29	BVS	1	3	2	59	ROLB		2	1	89	ADCA		2	2
2A	BPL	- 1	3	2	5A	DECB		2	i	8A	ORA		2	2
2B	BMI	ļ	3	2	5B	•	Į.	_	•	8B	ADDA	1	2	2
2C	BGE	ı	3	2	5C	INCB	ſ	2	1	8C	CMPX	lmmed	4	3
2D	BLT		3	2	5D	TSTB		2	i	8D	BSR	Relative	7	2
2E	BGT	Ţ	3	2	5E	•	1	-	•	8E	LDX	Immed	3	3
2F	BLE	Relative	3	2	5F	CLRB	Inherent	2	1	8F	•	mmed	J	J
41	ULL	HEIGUVE	3	4	٥.	CLID	anierent	4	•	01				


### LEGEND:

<sup>~</sup> Number of MPU cycles (less possible push pull or indexed-mode cycles)

# Number of program bytes

Denotes unused opcode

Table C-1. Machine Code to Instruction Cross Reference (Continued)



	120		

# APPENDIX D PROGRAMMING AID

## **D.1 INTRODUCTION**

This appendix contains a compilation of data that will assist you in programming the M6809 processor. Refer to Table D-1.

## Table D-1. Programming Aid

#### **Branch Instructions**

		<u>L</u> .	dress Mode			5	3	2	1	0
Instruction	Forms	S OP ~ 24 3 10 5(6)		#	Description	H	Ň	Ž	∀	Ċ
BCC	BCC LBCC	1 -		2	Branch C=0 Long Branch C=0	•	•	• •	•	• •
BCS	BCS 25 3 2 Branch C= 1 LBCS 10 5(6) 4 Long Branch 25 C= 1				•	•	• •	•	• •	
BEQ	BEQ LBEQ	27 10 27	3 5(6)	2	Branch Z=0 Long Branch Z=0	• •	•	• •	• •	• •
BGE	BGE LBGE	2C 10 2C	3 5(6)	2 4	Branch≥Zero Long Branch≥Zero	•	•	• •	•	• •
BGT	BGT LBGT	2E 10 2E	3 5(6)	2 4	Branch > Zero Long Branch > Zero	•	•	•	•	•
ВНІ	BHI LBHI	22 10 22	3 5(6)	2 4	Branct, digher Long Branch Higher	•	•	• •	•	•
BHS	BHS LBHS	24 10 24	3 5(6)	4	Branch Higher or Same Long Branch Higher or Same	•	•	•	•	•
BLE	BLE LBLE	2F 10 2F	3 5(6)	2 4	Branch≤Zero Long Branch≤Zero	•	:	•	•	:
BLO	BLO LBLO	25 10 25	3 5(6)	4	Branch lower Long Branch Lower	•	•	•	•	•

			dressi Mode elativ			5	3	2	1	0
Instruction	Forms	Description	Н	N	Ż	>	C			
BLS	BLS LBLS	23 10	3 5(6)	2	Branch Lower or Same Long Branch Lower	•	•	•	•	•
BLT	BLT LBLT	2D 10 2D	3 5(6)	2 4	or Same Branch <zero branch<zero<="" long="" td=""><td>:</td><td>:</td><td>•</td><td>•</td><td>•</td></zero>	:	:	•	•	•
ВМІ	BMI LBMI	2B 10 2B	3 5(6)	2 4	Branch Minus Long Branch Minus	•	:	•	•	•
BNE .	BNE LBNE	26 10 26	3 5(6)	2	Branch Z≠0 Long Branch Z≠0	•	:	•	• •	• •
BPL	BPL LBPL	2A 10 2A	5(6)	4	Branch Plus Long Branch Plus	•	•	•	• •	•
BRA	BRA LBRA	20 16	3 5	2	Branch Always Long Branch Always	:	•	•	•	• •
BRN	BRN LBRN	21 10 21	3 5	2 4	Branch Never Long Branch Never	•	•	•	• •	• •
BSR	BSR LBSR	BD 17	7 9	3	Branch to Subroutine Long Branch to Subroutine	•	•	•	•	•
BVC	BVC LBVC	28 10 28	3 5(6)	2 4	Branch V=0 Long Branch V=0	•	•	•	•	•
BVS	BVS LBVS	29 10 29	3 5(6)	2 4	Branch V=1 Long Branch V=1	:	•	•	•	•

Table D-1. Programming Aid (Continued)

### SIMPLE BRANCHES

	OP	_~_	#
BRA	20	3	2
LBRA	16	5	3
BRN	21	3	2
LBRN	1021	5	4
BSR	8D	7	2
LBSR	17	9	3

#### SIMPLE CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
N=1	BMI	2B	BPL	2A
Z = 1	BEQ	27	BNE	26
V=1	BVS	29	BVC	28
C=1	BCS	25	BCC	24

#### SIGNED CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
r>m	BGT	2E	BLE	2F
r≥m	BGE	2C	BLT	2 <b>D</b>
r = m	BEQ	27	BNE	26
r≤m	BLE	2F	BGT	2E
r <m< td=""><td>BLT</td><td>2D</td><td>BGE</td><td>2C</td></m<>	BLT	2D	BGE	2C

#### **UNSIGNED CONDITIONAL BRANCHES (Notes 1-4)**

Test	True	OP	False	OP
r>m	ВНІ	22	BLS	23
r≥m	BHS	24	BLO	25
r = m	BEQ	27	BNE	26
r≤m	BLS	23	BHI	22
r <m< td=""><td>BLO</td><td>25</td><td>BHS</td><td>24</td></m<>	BLO	25	BHS	24

#### Notes:

- 1. All conditional branches have both short and long variations.
- 2. All short branches are 2 bytes and require 3 cycles.
- 3. All conditional long branches are formed by prefixing the short branch opcode with \$10 and using a 16-bit destination offset.
- 4. All conditional long branches require 4 bytes and 6 cycles if the branch is taken or 5 cycles if the branch is not taken.

Table D-1. Programming Aid (Continued)

			···						ddressing Modes													
		_ lm	medi	ate		Direct		Ir	dexe	d	E	ctend	ed	. Ir	here	nt		5		2	1	0
Instruction	Forms	Op	~	#	Op	~	#	Op	~	#	Op	1	#	Op	1	#	Description	H	Z	Z	>	ပ
ABX		<u> </u>							_					3A	3	1	B+X→X (Unsigned)	•	•	•	•	•
ADC	ADCA	89	2	2	99	4	2	A9	4+	2+	B9	5	3				A+M+C-A	1	1	1	1	1
<del></del>	ADCB	C9	2	2	D9	4	2	E9	4+	2+	F9	5	3	_		_	B+M+C-B	1	1	1	1	1
ADD	ADDA ADDB	8B CB	2	2 2	9B DB	4	2 2	AB EB	4+ 4+	2+ 2+	BB FB	5	3				A + M → A B + M → B	1 1		1 1	1	1
	ADDD	C3	4	3	D3	6	2	E3	6+	2+	F3	7	3			l	D+M:M+1-D		1		i	i
AND	ANDA	84	2	2	94	4	2	A4	4+	2+	B4	5	3				A A M – A	•	1	1	0	•
	ANDB	C4	2	2	D4	4	2	E4	4+	2+	F4	5	3				B A M - B	•	1	1	0	•
	ANDCC	1C	3	2												<u> </u>	CC A IMM – CC	ot	Ш	Ш	_	7
ASL	ASLA ASLB		li											48	2	1	â}∩ <b>←</b> □□□□□□←ο	8	1	1	1	1
ļ	ASL	ł			08	6	2	68	6+	2+	78	7	3	58	2	1	M C b7 b0	8	1		1	1
ASR	ASRB	<del>                                     </del>		-	-	-	-		-		<del>                                     </del>	Ė	<u> </u>	47	2	1	A	8	1			Ť
	ASR													57	2	1	│ B}└╤┤╎╎╎╎╎┾╤┤	8	ī	i	•	1
	ASR				07	6	2	67	6+	2+	77	7	3				M) 67 60 C	8	1	1	٠	1
BIT	BITA	85	2	2	95	4	2	A5	4+	2+	B5	5	3				Bit Test A (M A A)	•	1	1	0	•
CLB	BITB	C5	2	2	D5	4	2	E5	4+	2+	F5	5	3	45		-	Bit Tent B (M A B)	•	1	1	9	٠
CLR	CLRA CLRB	•									ļ			4F	2	1 1	0-A 0-B	:	0	1 1	0	0
	CLR	ļ			0F	6	2	6F	6+	2+	7F	7	3	٠. ا	-	l '	0→M	•	ŏ		ŏ	ő
СМР	СМРА	81	2	2	91	4	2	A1	4+	2+	B1	5	3				Compare M from A	8	1	ī	1	:
	CMPB	C1	2	2	D1	4	2	E1	4+	2+	F1	5	3				Compare M from B	8	1	1	1	1
	CMPD	10	5	4	10	7	3	10	7+	3+	10	8	4				Compare M:M + 1 from D	•	1	1	1	1
	CMPS	83 11	5	4	93	7	3	A3	7+	3+	B3	8	4				Compare M:M + 1 from S		ı	$ $ $_{i} $		
	0	8C	ľ		9C	·		AC	ĺ ′ ˙		ВС	Ĭ					Compare William 1 Trading			۱ ٔ ۱	•	'
	CMPU	11	5	4	11	7	3	11	7+	3+	11	8	4				Compare M:M + 1 from U	•	1	1	1	1
	CNADY	83	١, ١	ا ا	93		١	A3	١.	ا ۾ ا	B3	,					C			١. ا		
	CMPX CMPY	8C 10	5	3	9C 10	6	2	AC 10	6+ 7+	2+ 3+	BC 10	7 8	3				Compare M:M + 1 from X Compare M:M + 1 from Y				1	1
		8C	Ĭ		9C			AC	` `		ВС											
СОМ	COMA													43	2	1	<u>A</u> A	•	1	ī	0	1
	COMB	ĺ		[	٠				_		l	_	١.	53	2	1	<u>B</u> →B	•	1	1	0	1 :
01441	сом	-		_	03	6	2	63	6+	2+	73	7	3			<u> </u>	M-M	•	1	1	0	1
CWAI		3C	≥20	2		ļ			<u> </u>			<b> </b>	<u> </u>	19		<u>_</u>	CC ∧ IMM → CC Wait for Interrupt	ļ_	Ļ	H		7
DA A DEC	DECA	<del> </del>	<del> </del> -		<u> </u>	├—			<del>                                     </del>					4A	2	1	Decimal Adjust A A-1→A	<u>:</u>	1		0	-
DEC	DECB			i '	İ					1			ł	5A	2	Ιί	B – 1 → B		1		1	
	DEC				0A	6	2	6A	6+	2+	74	7	3				M − 1 → M	•	1	i	i	•
EOR	EORA	88	2	2	98	4	2	A8	4+	2+	88	5	3				A <del>V</del> M−A	•	1	1	Ó	•
	EORB	C8	2	2	D8	4	2	E8	4+	2+	F8	5	3	L			B <del>V</del> M−B	•	1	ᆜ	0	•
EXG	R1, R2	1E	8	2	ļ							<u> </u>					R1 – R2 <sup>2</sup>	·	•	•	•	Ŀ
INC	INCA					i				Ì		l		4C 5C	2	1	A + 1 → A B + 1 → B	•	1	!	1	•
	INCB INC			(	ос	6	2	6C	6+	2+	7C	7	3	30	4	1	M+1→B		1 1	<u> </u>	1	
JMP	-	1			0E	3	2		3+	2+	7E	4	3				EA <sup>3</sup> -PC	•	·	•	·	•
JSR		<del>                                     </del>	$\vdash$		9D	7	2	AD		2+	BD	8	3				Jump to Subroutine	•	•	•	•	٠
LD	LDA	86	2	2	96	4	2		4+	2+	В6		3		<u> </u>		M→A	1.	1	1	0	•
,	LDB	C6	2	2	D6	4	2	E6	4+	2+	F6	5	3		l		M-B	•	1	1	0	•
,	LDD	CC	3	3	DC	5	3	EC			FC	6	3			1	M:M+1→D M:M+1→S		1	!	0	
	LDS	10 CE	4	4	10 DE	6	ا ا	10 EE	6+	3+	10 FE	′	4			1	IVI.IVI + I → 5		1	1	0	•
	LDU	CE	3	3	DE	5	2	EE	5+	2+	FE	6	3				M:M+1-U	•	1	1	0	•
ļ	LDX	8E	3	3	9E	5	2	ΑE	5+	2+	BE	6	3	1	1		M:M+1-X	•	1	1	0	•
	LDY	10	4	4	10	6	3	10	6+	3+	10	7	4				M:M+1-Y	•	1.	1	0	•
LEA	1505	8E		<del> </del> -	9E	┼		AE 32	4+	2+	BE	<u> </u>	-	-	$\vdash$		EA <sup>3</sup> -S	1.	-		٦	-
LEA	LEAS LEAU	l			Ì			33					1		l		EA <sup>3</sup> -U EA <sup>3</sup> -X EA <sup>3</sup> -Y					
		ı	1	1	l .	i i	l	30			l .	l	1	1	l	!	1 E A 3 . V			1	•	
	LEAX LEAY	l				1		31		2+	i	ļ	ŀ	1	1	1	I EACT A		1	١.,	1 7	1

Legend:

OP Operation Code (Hexadecimal)

- ~ Number of MPU Cycles
- # Number of Program Bytes
- + Arithmetic Plus
- Arithmetic Minus
- Multiply

M Complement of M

- Transfer Into
- H Half-carry (from bit 3)
- N Negative (sign bit)
- Z Zero (Reset)
- V Overflow, 2's complement
- C Carry from ALU D-3

t Test and set if true, cleared otherwise

- Not Affected
- CC Condition Code Register
  - : Concatenation
- V Logical or
- Λ Logical and
- → Logical Exclusive or

Table D-1. Programming Aid (Continued)

		L					Ad	dress												1		
	_		media	_		Direc			dexe			ktend			nhere			5	3	2	1	0
Instruction	Forms	Op		*	Ор	~	. #	Ор		#	Ор	~	#	Ор	~	#	Description	H	N	Z	V	C
LSL	LSLA LSLB LSL				08	6	2	68	6+	2+	7B	7	3	48 58	2 2	1	Å B M C D D D		1 1	: :	1 1	I I
LSR	LSRA LSRB LSR				04	6	2	64	6+	2+	74		3	44 54	2 2	1	B M 0 → 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	:	000	1 1	•	1 1
MUL					l								Ť	3D	11	1	A×B-D (Unsigned)		•	1	•	9
NEG	NEGA NEGB NEG				00	6	2	60	6+	2+	70	7	3	40 50	2 2	1	A+1-A B+1-B M+1-M	8 8 8	1 1	1 1	:	1 1
NOP				_		<del> </del> -	1		<u> </u>	-	<u> </u>	<u> </u>	<u> </u>	12	2	1	No Operation	•	•	•	•	•
OR	ORA ORB ORCC	BA CA 1A	2 2 3	2 2 2	9A DA	4	2 2	AA EA	4+	2+ 2+	BA FA	5 5	3				A V M—A B V M—B CC V IMM—CC	•	:	1	0 0 7	•
PSH	PSHS PSHU	34 36	5+ <sup>4</sup> 5+ <sup>4</sup>	2 2													Push Registers on S Stack Push Registers on U Stack	:	:	:	:	•
PUL	PULS PULU	35 37	5+ <sup>4</sup> 5+ <sup>4</sup>	2 2													Pull Registers from S Stack Pull Registers from U Stack	:	•	•	•	•
ROL	ROLA ROLB ROL				09	6	2	69	6+	2+	79	7	3	49 59	2 2	1	Â) Company	•	: :	:		I I
ROR	RORA RORB ROR				06	6	2	66	6+	2+	76	7	3	46 56	2 2	1	B B B B B B B B B B B B B B B B B B B	:	1 1	1 1	:	I I I
RTI														3B	6/15	1	Return From Interrupt				П	7
RTS														39	5	1	Return from Subroutine	•	•	•	•	•
SBC	SBCA SBCB	82 C2	2 2	2	92 D2	4	2 2	A2 E2	4+ 4+	2+ 2+	B2 F2	5 5	3 3				A – M – C – A B – M – C – B	8 B	t t	1	I I	t t
SEX														1D	2	1	Sign Extend B into A	•	1	1	0	•
ST	STA STB STD STS STU STX STY				97 D7 DD 10 DF DF 9F	4 4 5 6 5 5 6	2 2 2 3	A7 E7 ED 10 EF EF AF	4+ 4+ 5+ 6+ 5+ 5+	2+ 2+ 2+ 3+ 2+ 2+	B7 F7 FD 10 FF FF BF	5 5 6 7 6 6	3 3 4 3 3 4				A-M B-M D-M:M+1 S-M:M+1 U-M:M+1 X-M:M+1 Y-M:M+1		1 1 1 1		0000 000	• • • • •
CUID		20		_	9F			AF	6+	3+	BF							L		!	0	Ļ
SUB	SUBA SUBB SUBD	80 C0 83	2 2 4	2 2 3	90 D0 93	4 4 6	2 2 2	A0 E0 A3	4+ 4+ 6+	2+ 2+ 2+	B0 F0 B3	5 5 7	3 3 3				A – M – A B – M → B D – M:M + 1 → D	8 B •	I I I	1 1	I I I	1 1
SWI	SWI <sup>6</sup> SWI26													3F 10 3F	19 20	1 2	Software Interrupt 1 Software Interrupt 2	:	•	•	:	•
	SW136													11 3F	20	1	Software Interrupt 3	•	•	•	•	•
SYNC														13	≥4	1	Synchronize to Interrupt	•	•	•	•	•
TFR	R1, R2	1F	6	2													R1 - R2 <sup>2</sup>	•	•	•	•	•
TST	TSTA TSTB TST				OD.	6	2	6D	6+	2+	7D	7	3	4D 5D	2 2	1	Test A Test B Test M	:	= = =	1 1	000	•

### Notes:

- This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE table, in Appendix F.
- 2. R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.

The 8 bit registers are: A, B, CC, DP

The 16 bit registers are: X, Y, U, S, D, PC

- 3. EA is the effective address.
- 4. The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled.
- 5. 5(6) means: 5 cycles if branch not taken, 6 cycles if taken (Branch instructions).
- 6. SWI sets I and F bits. SWI2 and SWI3 do not affect I and F.
- 7. Conditions Codes set as a direct result of the instruction.
- 8. Value of half-carry flag is undefined.
- 9. Special Case Carry set if b7 is SET.

# APPENDIX E ASCII CHARACTER SET

### **E.1 INTRODUCTION**

This appendix contains the standard 112 character ASCII character set (7-bit code).

### **E.2 CHARACTER REPRESENTATION AND CODE IDENTIFICATION**

The ASCII character set is given in Figure E-1.




Figure E-1. ASCII Character Set

Each 7-bit character is represented with bit seven as the high-order bit and bit one as the low-order bit as shown in the following example:

The bit representation for the character "A" is developed from the bit pattern for bits seven through five found above the column designated 4 and the bit pattern for bits four through one found to the left of the row designated 1.

A hexadecimal notation is commonly used to indicate the code for each character. This is easily developed by assuming a logic zero in the non-existant bit eight position for the column numbers and using the hexadecimal number for the row numbers.

#### **E.3 CONTROL CHARACTERS**

The characters located in columns zero and one of Figure E-1 are considered control characters. By definition, these are characters whose occurrance in a particular context initiates, modifies, or stops an action that affects the recording, processing, transmission, or interpretation of data. Table E-1 provides the meanings of the control characters.

Table E-1. Control Characters

Mnemonic	Meaning	Mnemonic	Meaning
NUL	Null	DLE	Data Link Escape
SOH	Start of Heading	DC1	Device Control 1
STX	Start of Text	DC2	Device Control 2
ETX	End of Text	DC3	Device Control 3
EOT	End of Transmission	DC4	Device Control 4
ENQ	Enquiry	NAK	<ul> <li>Negative Acknowledge</li> </ul>
ACK	Acknowledge	SYN	Synchronous Idle
BEL	Bell	ETB	End of Transmission Block
BS	Backspace	CAN	Cancel
HT	Horizontal Tabulation	EM	End of Medium
LF	Line Feed	SUB	Substitute
VT	Vertical Tabulation	ESC	Escape
F <b>F</b>	Form Feed	FS	File Separator
CR	Carriage Return	GS	Group Separator
so	Shift Out	RS	Record Separator
SI	Shift In	US	Unit Separator
		DEL	Delete

## **E.4 GRAPHIC CHARACTERS**

The characters in columns two through seven are considered graphic characters. These characters have a visual representation which is normally displayed or printed. These characters and their names are given in Table E-2.

Table E-2. Graphic Characters

Symbol	Name
SP	Space (Normally Nonprinting)
ŧ	Exclamation Point
"	Quotation Marks (Diaeresis)
#	Number Sign
\$	Dollar Sign
%	Percent Sign
8	Ampersand
•	Apostrophe (Closing Single Quotation Mark; Acute Accent)
(	Opening Parenthesis
)	Closing Parenthesis
•	Asterisk
+	Plus
,	Comma (Cedilla)
-	Hyphen (Minus)
	Period (Decimal Point)
/	Slant
09	Digits 0 Through 9
:	Colon
;	Semicolon
<	Less Than
==	Equals
>	Greater Than
?	Question Mark
@	Commercial At
AZ	Uppercase Latin Letters A Through Z
[	Opening Bracket
\	Reverse Slant
]	Closing Bracket
^	Circumflex
<del>-</del>	Underline
	Opening Single Quotation Mark (Grave Accent)
az	Lowercase Latin Letters a Through z
{	Opening Brace
ļ	Vertical Line
}	Closing Brace
~	Tilde

	· Pur		
			Ü

# APPENDIX F OPCODE MAP

### **F.1 INTRODUCTION**

This appendix contains the opcode map and additional information for calculating required mchine cycles.

### F.2 OPCODE MAP

Table F-1 is the opcode map for M6809 processors. The number(s) by each instruction indicates the number of machine cycles required to execute that instruction. When the number contains an "I" (e.g., 4+I), it indicates that the indexed addressing mode is being used and that an additional number of machine cycles may be required. Refer to Table F-2 to determine the additional machine cycles to be added.

Some instructions in the opcode map have two numbers, the second one in parenthesis. This indicates that the instruction involves a branch. The parenthetical number applies if the branch is taken.

The "page 2, page 3" notation in column one means that all page 2 instructions are preceded by a hexadecimal 10 opcode and all page 3 instructions are preceded by a hexadecimal 11 opcode.

Table F-1. Opcode Map

|      |                                       |  |  
   
   
   | 0  | -   |  
   
   
   | 2   | 3   
   
   
   | Ţ   | 4   | 5   | ,   | ٥  | 7   |  
   | 8  | 6   |  | ٨   | В   
  | ၁   | ۵   | ш  | т  |
|------|---------------------------------------|--
--
--
--
--|--|---
--
--
--
---
--
--
---|---|---
---	---	--	---	--	--
--	--				
ᄶ	1111	L	S		
   
   
   |  | ഹ   | 2  
   
   
   |   | 7   
   
   
   | 5   |   | വ   | 2   |  | 2   | 2  
   |  | വ   | 9  |   | 2   
  | 9   | 9   | +1,7<br>S  | 6,6+1,7<br>STS   |
| Q    | 1110                                  | П  | 4+1  
   
   
   | 8  | 4+1<br>B  | 4+1  
   
   
   | В   | 6+1<br>D  
   
   
   | 4+1   |   |   | 4+1   | ,  | 4+1<br>STB  | 4+1  
   | 8  | 4+1<br>B  | 4+1  |   | 4+1<br>18   
  | 5+1   | 5+1<br>STD  | 4,6,6<br>LD  | /  |
| OIR  | 1101                                  | ۵  | 4  
   
   
   | SUB  | 4<br>CMP  | 4  
   
   
   | SBC   | 6<br>ADD  
   
   
   | 4   | - 1   | 4<br>BITI   | 4   | ֟֞֟֞֟֟֟֟֟֝֟֟֟  | 4   | 4  
   | EOR  | 4<br>ADC  | 4  | E C   | 4<br>ADD  
  | 5<br>LOI  | മ   | 1,6  | 5,5+1,6<br>STU   |
| WW   | 1100                                  | ပ  | 2  
   
   
   |  | 2   | 2  
   
   
   |   | 4   
   
   
   | 2   |   | 2   | 2   |  |   | 2  
   |  | 2   | 2  |   | 2   
  | ო   |   | 3,5,5+<br>LDU  |  |
| ᄶ    | 1011                                  | 8  | 9  
   
   
   |  | വ   | 2  
   
   
   |   | ,7+1,8<br>:MPU  
   
   
   | 2   |   | വ   | 2   |  | 9   | 9  
   |  | മ   | 9  |   | ഹ   
  | 7,7+1,8<br>:MPS   | ω   | 1.7  | 6,6+1,7<br>STY   |
| QNI  | 1010                                  | ٨  | 4+1  
   
   
   | A  | 4+1<br>A  | 4+1  
   
   
   | 4   | \   
   
   
   | 4+1   | 4   |   | 4+1   |  | 4+1<br>STA  | 4+1  
   | ٨  | 4+1<br>A  | 4+1  |   | A 4+1   
  | <u> </u>  | 7+1<br>JSR  | 4,6,6+<br>LDY  | ) 6,6  |
| DIR  | 1001                                  | 6  | 4  
   
   
   | SUB  | 4<br>CMP  | 4  
   
   
   | SBC   | / 5,7,7 +<br>CMP  
   
   
   | 4   | - 1   |   | 4   | למן  | 4   | 4  
   | EOR,   | 4<br>ADC  | 4  | - 1   |   
  | / 5,7,7+<br>CMP   | 7   | 1,6  | 5,5+1,6<br>STX   |
| MM1  | 1000                                  | 8  | 2  
   
   
   |  | 2   | 2  
   
   
   | :   | 4,6,6+1,7<br>SUBD   
   
   
   | 2   |   | 2   | 2   |  |   | 2  
   |  | 2   | 2  |   | 2   
  | 4,6,6+1,7<br>CMPX   | 7<br>BSR  | 3,5,5+<br>LDX  |  |
| EXT  | 0111                                  | 7  | 7  
   
   
   |  | 1   |  
   
   
   | [   | 7   
   
   
   | 7   | 1   | 1   | 7   |  | 7   | 7  
   |  | 7   | 7  |   | 1   
  | 7   | _   | 4<br>4   | 7  |
| QNI  | 0110                                  | 9  | 6+1  
   
   
   | ဗ  |   |  
   
   
   |   | 6+1<br>M  
   
   
   | 6+1   | -   |   | 6+1   |  |   | 6+1  
   | LSL)   | 6+1<br>L  | 6+1  | ای  |   
  | 6+1   | 6+1   | 3+1<br>JM  | 6+1<br>R   |
| ACCB | 0101                                  | 2  | ŀ  
   
   
   | NE   |   |  
   
   
   |   | 2<br>CO   
   
   
   | 2   | 2   |   | 2   | - 1  |   | 2  
   |  |   | 2  | E   |   
  | 2   | 2<br>TS   |  | 2<br>CLR   |
| ACCA | 0100                                  | 4  | 2  
   
   
   |  |   |  
   
   
   | }   | 2   
   
   
   | 2   |   | ĺ   | 2   |  | 2   | 2  
   |  | 2   | 2  |   | İ   
  | 2   | 2   |  | 2  |
|      | 1100                                  | 3  | 4+1  
   
   
   | LEAX   | 4+1<br>LEAY   | 4+1  
   
   
   | LEAS  | 4+1<br>LEAU   
   
   
   | 5+1/by  | PSHS  | 5+1/by<br>PULS  | 5+1/by  | PSHU   | 5+1/by<br>PULU  |  
   |  | 5<br>RTS  | 3  | ABX   | 6/15<br>RTI   
  | 20<br>CWAI  | 11<br>MUL   |  | 19/20/20<br>SWI/2/3  |
| REL  | 0010                                  | 2  | 3 BRA  
   
   
   |  | 3 BRN/<br>5 LBRN  | 3 BHI/   
   
   
   | 5(6) LBHI   | 3 BLS/<br>5(6) LBLS   
   
   
   | 3 BHS   | 5(6) (BCC)  | 3 BLO<br>5(6) (BCS)   | 3 BNE/  | 5(6) LBNE  | 3 BEQ/<br>5(6) LBEQ   | 3 BVC/   
   | 5(6) LBVC  | 3 BVS/<br>5(6) LBVS   | 3 BPL/   | 5(6) LBPL   | 3 BMI/<br>5(6) LBMI   
  | 3 BGE/<br>5(6) LBGE   | 3 BLT/<br>5(6) LBLT   | 3 BGT/<br>5(6) LBGT  | 3 BLE/<br>5(6) LBLE  |
|      |                                       | -  |  
   
   
   | PAGE2  | PAGE3   | 2  
   
   
   |   | 2<br>SYNC   
   
   
   |   |   |   |   |  | 9<br>LBSR   |  
   |  |   |  |   |   
  | 3<br>ANDCC  | 2<br>SEX  | 8<br>EXG   | 7<br>TFR   |
| DIR  | 000                                   | 0  |  
   
   
   |  |   |  
   
   
   |   | e<br>COM  
   
   
   |   |   | 1   | 9   |  | 6<br>ASR  | 6 ASL  
   | (LSL)  | 6<br>ROL  | 9  | DEC   |   
  | P<br>NC   | 6<br>TST  |  | 6<br>CLR   |
|      |                                       | 1  |  
   
   
   | 0000   | 1000  |  
   
   
   | 0010  | 0011 3  
   
   
   | 8   | 30  | 0101  |   | 0110   | 0111  |  
   | 8  | 1001  |  | 1010 A  | 1011 B  
  | 1100  | 1101  | 1110 E   | 6<br>1111 F CLR  |
|      | REL ACCA ACCB IND EXT IMM DIR IND EXT | REL         ACCA         ACCB         IND         EXT         IMM         DIR         IND         EXT         IMM         DIR         IND           0001         0010         0101         0110         0111         1000         1001         1011         1101         1101         1110 | MEL         ACCA         ACCB         IND         EXT         IMM         DIR         IND         EXT         IMM         DIR         IND         DIR         IND         IND </td <td>DIR         REL         ACCA         ACCA         ACCB         IND         EXT         IMM         DIR         IND         EXT         IND         EXT         IND         DIR         IND         EXT           0000         0001         0010         0101         0110         0111         1000         1011         1100         1101         1110         1111           0         1         2         3         4         5         6         7         8         9         A         1         0         E         F           6         3         8HA         4+1         2         6+1         7         2         4         4+1         5         2         4         4+1         5         4         4+1         5</td> <td>DIR         REL         ACCA         ACCA         ACCB         IND         EXT         IMM         DIR         IND         EXT         IMM         DIR         IND         IND&lt;</td> <td>DIR         REL         ACCA         ACCB         IND         EXT         IMM         DIR         IND         EXT         IMM         DIR         IND         EXT           0000         0001         0010         0101         0110         0111         1000         1011         1100         1111         1110         1111           0         1         2         3         4         5         6         7         8         9         A         B         C         D         E         F           0         NEG         4+1         2         6+1         7         2         4         4+1         5         2         4+1         5         8         1         4+1         5         8         1         8         1         8         1         8         1         8         1         8         1         4         4+1         5         8         1         8         1         4         4+1         5         8         1         8         1         8         1         8         1         1         1         1         1         1         1         1         1         1         1         1<!--</td--><td>DIR         REL         ACCA         ACCB         IND         EXT         IMM         DIR         IND         EXT         IND         EXT           0000         0001         0010         0101         0110         0111         1000         1011         1110         1111         1110         1111         1110         1111         1110         1111</td><td>DIR         REL         ACCA         ACCB         IND         EXT         IND         IND<!--</td--><td>DIR         REL         ACCA         ACCA         IND         EXT         IND         EXT         IND         EXT         IND         EXT           0000         0001         0011         0110         0111         1000         1001         1110         1110         1110         1111         1110         1111</td><td>DIR         REL         ACCA         ACCA         IND         EXT         INM         DIR         IND         EXT         IND         EXT         IND         IND         IND         IND         IND         EXT           0000         0001         0010         0101         0110         0110         1010         1010         1110         1110         1110         1110         1110         1111         1100         1111         1110         1110         1111         1110         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1110         1111         1110         1111         1110         1111         1110         1111         1110         1110         1111         1110         1111         1110         1111         1111         1111         1111         1111</td><td>DIR         REL         ACCA         ACCA         ACCA         IND         EXT         INM         DIR         IND         EXT         IND         EXT         IND         DIR         IND         IND         EXT         IND         DIR         IND         IND         IND         EXT         IND         IND         IND         EXT         IND         IND&lt;</td><td>DIR         REL         ACCA         ACCB         IND         EXT         IMM         DIR         IND         EXT         IMM         DIR         IND         BEXT           0000         0001         0010         0101         0110         0111         1000         1001         1101         1100         1101         1110         1111           0         1         2         3         4         5         6         7         8         9         A         8         6         D         1101         1101         1101         1101         1111         1100         1111         1111</td><td>  Dir   Rel   Rel   Acca   Acca   IND   EXT   IMM   Dir   IND   EXT   IMM   Dir   IND   EXT   IMM   Dir   IND   EXT   IMM   Dir   IND   EXT   IMM   DIR   IND   EXT   IND   IN</td><td>ODIS         NECL         ACCA         ACCB         IND         EXT         IND         EXT         IND         EXT         IND         EXT         IND         EXT         IND         IND</td><td>  DIR   REL   ACCA   ACCB   IND   EXT   IMM  
DIR   IND   EXT   IMM   DIR   IND   EXT   IND   EXT   IND   EXT   IND   IN</td><td>  DIR   REL   REL   ACCA   ACCB   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IND   EXT   IND   IND   EXT   IND   IN</td><td>OND         REL         ACCA         ACCB         IND         EXT         IMD         ITIT         ITIT</td><td>  Direction   Dire</td><td>OND         FREL         ACCAB         ACCB         IND         EXT         IND         IND</td><td>  Dig   No.   Ref.   ACCA   ACCB   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   IND   EXT   IMM   DIR   IND   I</td><td>ODIG         REL         ACCA         ACCA         IND         EXT         INM         DIR         IND         EXT         INM         DIR         IND         EXT         IND         IND         EXT         IND         IND         EXT         IND         EXT         IND         IND&lt;</td><td>  Dig   Fig   Fig   Fig   Acces   Acces   IND   EXT   INM   DIR   IND   EXT   IND 
 EXT   IND   EXT  </td><td>  Different   Composition   Co</td><td>  Dig   Rel   Acces   Acces   NiD   Otto   O</td></td></td> | DIR         REL         ACCA         ACCA         ACCB         IND         EXT         IMM         DIR         IND         EXT         IND         EXT         IND         DIR         IND         EXT           0000         0001         0010         0101         0110         0111         1000         1011         1100         1101         1110         1111           0         1         2         3         4         5         6         7         8         9         A         1         0         E         F           6         3         8HA         4+1         2         6+1         7         2         4         4+1         5         2         4         4+1         5         4         4+1         5 | DIR         REL         ACCA         ACCA         ACCB         IND         EXT         IMM         DIR         IND         EXT         IMM         DIR         IND         IND< | DIR         REL         ACCA         ACCB         IND         EXT         IMM         DIR         IND         EXT         IMM         DIR         IND         EXT           0000         0001         0010         0101         0110         0111         1000         1011         1100         1111         1110         1111           0         1         2         3         4         5         6         7         8         9         A         B         C         D         E         F           0         NEG         4+1         2         6+1         7         2         4         4+1         5         2         4+1         5         8         1         4+1         5         8         1         8         1         8         1         8         1         8         1         8         1         4         4+1         5         8         1         8         1         4         4+1         5         8         1         8         1         8         1         8         1         1         1         1         1         1         1         1         1         1         1         1 </td <td>DIR         REL         ACCA         ACCB         IND         EXT         IMM         DIR         IND         EXT         IND         EXT           0000         0001         0010         0101         0110         0111         1000         1011         1110         1111         1110         1111         1110         1111         1110         1111</td> <td>DIR         REL         ACCA         ACCB         IND         EXT         IND         IND<!--</td--><td>DIR         REL         ACCA         ACCA         IND         EXT         IND         EXT         IND         EXT         IND         EXT           0000         0001         0011         0110         0111         1000         1001         1110         1110         1110         1111         1110         1111</td><td>DIR         REL         ACCA         ACCA         IND         EXT         INM         DIR         IND         EXT         IND         EXT         IND         IND         IND         IND         IND         EXT           0000         0001         0010         0101         0110         0110         1010         1010         1110         1110         1110         1110         1110         1111         1100         1111         1110         1110         1111         1110         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110
        1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1110         1111         1110         1111         1110         1111         1110         1111         1110         1110         1111         1110         1111         1110         1111         1111         1111         1111         1111</td><td>DIR         REL         ACCA         ACCA         ACCA         IND         EXT         INM         DIR         IND         EXT         IND         EXT         IND         DIR         IND         IND         EXT         IND         DIR         IND         IND         IND         EXT         IND         IND         IND         EXT         IND         IND&lt;</td><td>DIR         REL         ACCA         ACCB         IND         EXT         IMM         DIR         IND         EXT         IMM         DIR         IND         BEXT           0000         0001         0010         0101         0110         0111         1000         1001         1101         1100         1101         1110         1111           0         1         2         3         4         5         6         7         8         9         A         8         6         D         1101         1101         1101         1101         1111         1100         1111         1111</td><td>  Dir   Rel   Rel   Acca   Acca   IND   EXT   IMM   Dir   IND   EXT   IMM   Dir   IND   EXT   IMM   Dir   IND   EXT   IMM   Dir   IND   EXT   IMM   DIR   IND   EXT   IND   IN</td><td>ODIS         NECL         ACCA         ACCB         IND         EXT         IND         EXT         IND         EXT         IND         EXT         IND         EXT         IND         IND</td><td>  DIR   REL   ACCA   ACCB   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IND   EXT   IND   EXT   IND   IN</td><td>  DIR   REL   REL   ACCA   ACCB   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IND   EXT   IND   IND   EXT   IND   IN</td><td>OND         REL         ACCA         ACCB         IND         EXT         IMD         ITIT         ITIT</td><td>  Direction  
Direction   Dire</td><td>OND         FREL         ACCAB         ACCB         IND         EXT         IND         IND</td><td>  Dig   No.   Ref.   ACCA   ACCB   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   IND   EXT   IMM   DIR   IND   I</td><td>ODIG         REL         ACCA         ACCA         IND         EXT         INM         DIR         IND         EXT         INM         DIR         IND         EXT         IND         IND         EXT         IND         IND         EXT         IND         EXT         IND         IND&lt;</td><td>  Dig   Fig   Fig   Fig   Acces   Acces   IND   EXT   INM   DIR   IND   EXT  </td><td>  Different   Composition   Co</td><td>  Dig   Rel   Acces   Acces   NiD   Otto   O</td></td> | DIR         REL         ACCA         ACCB         IND         EXT         IMM         DIR         IND         EXT         IND         EXT           0000         0001         0010         0101         0110         0111         1000         1011         1110         1111         1110         1111         1110         1111         1110         1111
        1111 | DIR         REL         ACCA         ACCB         IND         EXT         IND         IND </td <td>DIR         REL         ACCA         ACCA         IND         EXT         IND         EXT         IND         EXT         IND         EXT           0000         0001         0011         0110         0111         1000         1001         1110         1110         1110         1111         1110         1111</td> <td>DIR         REL         ACCA         ACCA         IND         EXT         INM         DIR         IND         EXT         IND         EXT         IND         IND         IND         IND         IND         EXT           0000         0001         0010         0101         0110         0110         1010         1010         1110         1110         1110         1110         1110         1111         1100         1111         1110         1110         1111         1110         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1110         1111         1110         1111         1110         1111         1110         1111         1110         1110         1111         1110         1111         1110         1111         1111         1111         1111         1111</td> <td>DIR         REL         ACCA         ACCA         ACCA         IND         EXT         INM         DIR         IND         EXT         IND         EXT         IND         DIR         IND         IND         EXT         IND         DIR         IND         IND         IND         EXT         IND         IND         IND         EXT         IND         IND&lt;</td> <td>DIR         REL         ACCA         ACCB         IND         EXT         IMM         DIR         IND         EXT         IMM         DIR         IND         BEXT           0000         0001         0010         0101         0110         0111         1000         1001         1101         1100         1101         1110         1111           0         1         2         3         4         5         6         7         8         9         A         8         6         D         1101         1101         1101         1101         1111         1100         1111         1111</td> <td>  Dir   Rel   Rel   Acca   Acca   IND   EXT   IMM   Dir   IND   EXT   IMM   Dir   IND   EXT   IMM   Dir   IND   EXT   IMM   Dir   IND   EXT   IMM   DIR   IND   EXT   IND   IN</td> <td>ODIS         NECL         ACCA         ACCB         IND         EXT         IND         EXT         IND         EXT         IND         EXT         IND         EXT         IND         IND</td> <td>  DIR   REL   ACCA   ACCB   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IND   EXT   IND   EXT   IND   IN</td> <td>  DIR   REL   REL   ACCA   ACCB   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IND   EXT   IND   IND   EXT   IND  
IND   IN</td> <td>OND         REL         ACCA         ACCB         IND         EXT         IMD         ITIT         ITIT</td> <td>  Direction   Dire</td> <td>OND         FREL         ACCAB         ACCB         IND         EXT         IND         IND</td> <td>  Dig   No.   Ref.   ACCA   ACCB   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   IND   EXT   IMM   DIR   IND   I</td> <td>ODIG         REL         ACCA         ACCA         IND         EXT         INM         DIR         IND         EXT         INM         DIR         IND         EXT         IND         IND         EXT         IND         IND         EXT         IND         EXT         IND         IND&lt;</td> <td>  Dig   Fig   Fig   Fig   Acces   Acces   IND   EXT   INM   DIR   IND   EXT  </td> <td>  Different   Composition   Co</td> <td>  Dig   Rel   Acces   Acces   NiD   Otto  
Otto   O</td> | DIR         REL         ACCA         ACCA         IND         EXT         IND         EXT         IND         EXT         IND         EXT           0000         0001         0011         0110         0111         1000         1001         1110         1110         1110         1111         1110         1111 | DIR         REL         ACCA         ACCA         IND         EXT         INM         DIR         IND         EXT         IND         EXT         IND         IND         IND         IND         IND         EXT           0000         0001         0010         0101         0110         0110         1010         1010         1110         1110         1110         1110         1110         1111         1100         1111         1110         1110         1111         1110         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1111         1110         1110         1111         1110         1111         1110         1111         1110         1111         1110         1110         1111         1110         1111         1110         1111         1111         1111         1111         1111 | DIR         REL         ACCA         ACCA         ACCA         IND         EXT         INM         DIR         IND         EXT         IND         EXT         IND         DIR         IND         IND         EXT         IND         DIR         IND         IND         IND         EXT         IND         IND         IND         EXT         IND         IND< | DIR         REL         ACCA         ACCB         IND         EXT         IMM         DIR         IND         EXT         IMM         DIR         IND         BEXT           0000         0001         0010         0101         0110         0111         1000         1001         1101         1100         1101         1110         1111           0         1         2         3         4         5         6         7         8         9         A         8         6         D         1101         1101         1101         1101         1111         1100         1111         1111 | Dir   Rel   Rel   Acca   Acca   IND   EXT   IMM   Dir   IND   EXT   IMM   Dir   IND   EXT   IMM   Dir   IND   EXT   IMM   Dir   IND   EXT   IMM   DIR   IND   EXT   IND   IN | ODIS         NECL         ACCA         ACCB         IND         EXT         IND         EXT         IND         EXT         IND         EXT         IND         EXT         IND         IND | DIR   REL   ACCA   ACCB   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IND   EXT   IND   EXT   IND   IN | DIR   REL   REL   ACCA   ACCB   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IND   EXT   IND   IND   EXT   IND  
IND   IN | OND         REL         ACCA         ACCB         IND         EXT         IMD         ITIT         ITIT | Direction   Dire | OND         FREL         ACCAB         ACCB         IND         EXT         IND         IND | Dig   No.   Ref.   ACCA   ACCB   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   EXT   IMM   DIR   IND   IND   EXT   IMM   DIR   IND   I | ODIG         REL         ACCA         ACCA         IND         EXT         INM         DIR         IND         EXT         INM         DIR         IND         EXT         IND         IND         EXT         IND         IND         EXT         IND         EXT         IND         IND< | Dig   Fig   Fig   Fig   Acces   Acces   IND   EXT   INM   DIR   IND   EXT | Different   Composition  
Composition   Co | Dig   Rel   Acces   Acces   NiD   Otto   O |

Table F-2. Indexed Addressing Mode Data

		No	n Indirect			1	ndirect		
Туре	Forms	Assembler Form	Postbyte OP Code	× ~	+ #	Assembler Form	Postbyte OP Code	+ ~	l
Constant Offset From R	No Offset	,R	1RR00100	0	0	(,R)	1RR10100	3	0
(twos complement offset)	5 Bit Offset	n, R	ORRnnnnn		0	defaults	to 8-bit		
	8 Bit Offset	n, R	1RR01000	1	1	[n, R]	1RR11000	4	1
	16 Bit Offset	n, R	1RR01001	4	2	[n, R]	1RR11001	7	2
Accumulator Offset From R	A — Register Offset	A, R	1RR00110	1	0	[A, R]	1RR10110	4	0
(twos complement offset)	B — Register Offset	B, R	1RR00101	1	0	[B, R]	1RR10101	4	Ιō
	D — Register Offset	D, R	1RR01011	4	0	[D, R]	1RR11011	7	0
Auto Increment/Decrement R	Increment By 1	,R+	1RR00000	2	0	not a	lowed		Г
	Increment By 2	,R++	1RR00001	3	0	[,R++]	1RR10001	6	10
	Decrement By 1	,-R	1RR00010	2	0	not a	lowed		1
	Decrement By 2	,R	1RR00011	3	0	[,R]	1RR10011	6	0
Constant Offset From PC	8 Bit Offset	n, PCR	1XX01100	1	1	[n, PCR]	1XX11100	4	$\overline{1}$
(twos complement offset)	16 Bit Offset	n, PCR	1XX01101	5	2	[n, PCR]	1XX11101	8	2
Extended Indirect	16 Bit Address	<del>-</del>		1=	_	[n]	10011111	5	2

 $<sup>\</sup>underset{\sim}{+}$  and  $\underset{\#}{+}$  Indicate the number of additional cycles and bytes for the particular variation.

# APPENDIX G PIN ASSIGNMENTS

### **G.1 INTRODUCTION**

This appendix is provided for a quick reference of the pin assignments for the MC6809 and MC6809E processors. Refer to Figure G-1. Descriptions of these pin assignments are given in Section 1.

	N	AC6809			MC6809E						
∨ss t	10	40	HALT	vss t	10	40	HALT				
NMI E	2	39	XTAL	NMI (	2		твс				
IRO E	3	38	EXTAL	ĪRO (	3		LIC				
FIRQ (	4	37	RESET	FIRO	4	37	RESET				
BS C	5	36	MRDY	8S (	5	36	AVMA				
8A (		35	jα	BA	6	35	10				
Vcc t	7	34	ÞΕ	Vcc t	7		DΕ				
A0 t	8	33	DMA/8REQ	A0 D	8	33	8USY				
A1 0	9	32	R/W	A1 0	9	32	R/W				
A2 0	10	31	D0	A2 0	10		D0				
A3 <b>t</b>	11	30	D1	A3 t	11		D1				
A4 [	12	29	D2	A4 t	12		D2				
A5 C	13	28	D3	A5 t	13	28	D3				
A6 🕻		27	D4	A6 D	14	27	D4				
A7 C		26	D5	A7 t	15	26	D5				
A8 d	16	25	D6	A8 t	16	25	D6				
A9 <b>d</b>	17	24	D7	A9 <b>0</b>	17	24	D7				
A10 C	18	23	A15	A10 0	18		A15				
A11	19	22	A14	A11 0	19	22	A14				
A12 4	20	21	A13	A12 C	20	21	A13				

Figure G-1. Pin Assignments

# APPENDIX H CONVERSION TABLES

## H.1 INTRODUCTION

This appendix provides some conversion tables for your convenience.

# H.2 POWERS OF 2, POWERS OF 16

Refer to Table H-1.

Table H-1. Powers of 2; Powers of 16

16m	2n		16m	2n	
m=	n=	Value	m=	n=	Value
0	0	1	4	16	65,536
-	1	2	- 1	17	131,072
-	2	4	_	18	262,144
	3	8	_	19	524,288
1	4	16	5	20	1,048,576
-	5	32	_ '	21	2,097,152
-	6	64	-	22	4,194,304
-	7	128	-	23	8,388,608
2	8	256	6	24	16,777,216
_	9	512	-	25	33,554,432
-	10	1,024	_	26	67,108,864
_	11	2,048	-	27	134,217,728
_ 3	12	4,096	7	28	268,435,456
_	13	8,192	-	29	536,870,912
_	14	16,384	_	30	1,073,741,824
<u> </u>	15	32,768	-	31	2,147,483,648

### H.3 HEXADECIMAL AND DECIMAL CONVERSION

Table H-2 is a chart that can be used for converting numbers from either hexadecimal to decimal or decimal to hexadecimal.

H.3.1 CONVERTING HEXADECIMAL TO DECIMAL. Find the decimal weights for corresponding hexadecimal characters beginning with the least-significant character. The sum of the decimal weights is the decimal value of the hexadecimal number.

H.3.2 CONVERTING DECIMAL TO HEXADECIMAL. Find the highest decimal value in the table which is lower than or equal to the decimal number to be converted. The corresponding hexadecimal character is the most-significant digit of the final number. Subtract the decimal value found from the decimal number to be converted. Repeat the above step to determine the hexadecimal character. Repeat this process to find the subsequent hexadecimal numbers.

Table H-2. Hexadecimal and Decimal Conversion Chart

15	В	yte	8	7	Ву	te	0
15	Char 12	11	Char 8	7	Char 4	3	Char 0
Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec
0	0	0	0	0	0	0	0
1	4,096	1	256	1	16	1	1
2	8,192	2	512	3	32	2	2
3	12,288	3	768	3	48	3	3
4	16,384	4	1,024	4	64	4	4
5	20,480	5	1,280	5	80	5	5
6	24,576	6	1,536	6	96	6	6
7	28,672	7	1,792	7	112	7	7
8	32,768	8	2,048	8	128	8	8
9	36,864	9	2,304	9	144	9	9
Α	40,960	Α	2,560	Α	160	Α	10
В	45,056	В	2,816	В	176	В	11
С	49,152	С	3,072	С	192	С	12
D	53,248	D	3,328	D	208	D	13
Ε	57,344	Ε	3,584	E	224	Ε	14
F	61,440	F	3,840	F	240	F	15



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### **Literature Distribution Centers:**

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



