(A) MOTOROLA

Innovative sysh silicon.
through

# MC6809-MC6809E 8-BIT MICROPROCESSOR PROGRAMMING MANUAL 

Original Issue: March 1, 1981
Reprinted: May 1983

## TABLE OF CONTENTS

## SECTION 1 GENERAL DESCRIPTION

1.1 Introduction ..... 1-1
1.2 Features ..... 1-1
1.3 Software Features ..... 1-2
1.4 Programming Model ..... 1-3
1.5 Index Registers (X, Y) ..... $1-3$
1.6 Stack Pointer Registers (U, S) ..... 1-3
1.7 Program Counter (PC) ..... 1-4
1.8 Accumulator Registers (A, B, D) ..... 1-4
1.9 Direct Page Register (DP) ..... 1-4
1.10 Condition Code Register (CC) ..... 1-4
1.10 .1 Condition Code Bits ..... 1-5
1.10.1.1 Half Carry (H), Bit 5 ..... $1-5$
1.10.1.2 Negative (N), Bit 3 ..... $1-5$
1.10.1.3 Zero (Z), Bit 2. ..... $1-5$
1.10.1.4 Overflow (V), Bit 1 ..... $1-5$
1.10.1.5 Carry (C), Bit 0 ..... $1-5$
1.10 .2 Interrupt Mask Bits and Stacking Indicator ..... $1-5$
1.10.2.1 Fast Interrupt Request Mask (F), Bit 6 ..... $1-5$
1.10.2.2 Interrupt Request Mask (I), Bit 4 ..... 1-5
1.10.2.3 Entire Flag (E), Bit 7 ..... 1-6
1.11 Pin Assignments and Signal Description ..... 1-6
1.11.1 MC6809 Clocks ..... 1-6
1.11.1.1 Oscillator (EXTAL, XTAL) ..... $1-6$
1.11.1.2 Enable (E) ..... $1-7$
1.11.1.3 Quadrature (Q) ..... 1-7
1.11.2 MC6809E Clocks (E and Q) ..... 1-7
1.11.3 Three State Control (TSC) (MC6809E) ..... 1-7
1.11.4 Last Instruction Cycle (LIC) (MC6809E) ..... 1-7
1.11.5 Address Bus (A0-A15) ..... 1-7
1.11.6 Data Bus (D0-D7) ..... 1-7
1.11.7 Read/Write (R/W) ..... 1-8
1.11.8 Processor State Indicators (BA, BS) ..... 1-8
1.11.8.1 Normal ..... 1-8
1.11.8.2 Interrupt or Reset Acknowledge ..... 1-8
1.11.8.3 Sync Acknowledge ..... 1-8

## TABLE OF CONTENTS (CONTINUED)

Paragraph No. Title Page No.
1.11.8.4 Halt/Bus Grant ..... 1-8
1.11.9 Reset (RESET) ..... $1-9$
1.11 .10 Interrupts ..... 1-9
1.11.10.1 Non-Maskable Interrupt (NMI) ..... $1-9$
1.11.10.2 Fast Interrupt Request (FIRQ) ..... 1-9
1.11.10.3 Interrupt Request (IRQ) ..... 1-9
1.11.11 Memory Ready (MRDY) (MC6809) ..... 1-9
1.11.12 Advanced Valid Memory Address (AVMA) (MC6809E) ..... $1-10$
1.11.13 Halt (HALT) ..... $1-10$
1.11.14 Direct Memory Access/Bus Request (DMA/BREQ) (MC6809) ..... 1-10
1.11.15 Busy (MC6809E) ..... 1-10
1.11.16 Power ..... 1-11
SECTION 2
ADDRESSING MODES
2.1 Introduction ..... 2-1
2.2 Addressing Modes ..... 2-1
2.2.1 Inherent ..... 2-1
2.2.2 Immediate ..... 2-1
2.2.3 Extended ..... 2-2
2.2.4 Direct ..... 2-2
2.2.5 Indexed ..... 2-2
2.2.5.1 Constant Offset from Register ..... 2-2
2.2.5.2 Accumulator Offset from Register ..... 2-3
2.2.5.3 Autoincrement/Decrement from Register ..... $2 \cdot 3$
2.2.5.4 Indirection ..... 2-4
2.2.5.5 Extended Indirect ..... 2-4
2.2.5.6 Program Counter Relative ..... 2-4
2.2.6 Branch Relative ..... 2-4
SECTION 3
INTERRUPT CAPABILITIES
3.1 Introduction ..... 3-1
3.2 Non-Maskable Interrupt (NMI) ..... 3-1
3.3 Fast Maskable Interrupt Request (FIRQ) ..... 3-2
3.4 Normal Maskable Interrupt Request (IRQ) ..... 3-2
3.5 Software Interrupts (SWI, SWI2, SWI3) ..... 3-2

## TABLE OF CONTENTS (CONCLUDED)

## SECTION 4 PROGRAMMING

4.1 Introduction ..... 4-1
4.1.1 Position-Independence ..... 4-1
4.1.2 Modular Programming ..... 4-1
4.1.2.1 Local Storage ..... 4-1
4.1.2.2 Global Storage ..... 4-2
4.1.3 Reentrancy/Recursion ..... 4-2
4.2 M6809 Capabilities ..... 4-2
4.2.1 Module Construction ..... 4-2
4.2.1.1 Parameters ..... 4-3
4.2.1.2 Local Storage ..... 4-3
4.2.1.3 Global Storage ..... 4-3
4.2.2 Position-Independent Code ..... 4-4
4.2.3 Reentrant Programs ..... 4-5
4.2.4 Recursive Programs ..... 4-5
4.2.5 Loops ..... 4-5
4.2.6 Stack Programming ..... 4-6
4.2.6.1 M6809 Stacking Operations ..... 4-6
4.2.6.2 Subroutine Linkage ..... 4-7
4.2.6.3 Software Stacks ..... 4-8
4.2.7 Real Time Programming ..... 4-8
4.3 Program Documentation ..... 4-8
4.4 Instruction Set ..... 4-9
APPENDIX A
INSTRUCTION SET DETAILS
A. 1 Introduction ..... A-1
A. 2 Notation ..... A-1
Instructions (listed in alphabetical order) ..... A-3
APPENDIX B
ASSIST09 MONITOR PROGRAM
B. 1 General Description ..... B-1
B. 2 Implementation Requirements ..... B-1
B. 3 Interrupt Control ..... B-2
B. 4 Initialization ..... B-3

## TABLE OF CONTENTS (CONTINUED)

B. 5 Input/Output Control ..... B-4
B. 6 Command Format ..... B-4
B. 7 Command List ..... B-5
B. 8 Commands ..... B-5
Breakpoint ..... B-6
Call ..... B-6
Display ..... B-7
Encode ..... B-7
Go ..... B-8
Load ..... B-8
Memory ..... B-9
Null ..... B-10
Offset ..... B-10
Punch ..... B-11
Register ..... B-11
Stlevel ..... B-12
Trace ..... B-12
Verify ..... B-13
Window ..... B-13
B. 9 Services ..... B-14
BKPT ..... B-15
INCHP ..... B-15
MONITR ..... B-16
OUTCH ..... B-17
OUT2HS ..... B-17
OUT4HS ..... B-18
PAUSE ..... B-18
PCRLF ..... B-19
PDATA ..... B-19
PDATA1 ..... B-20
SPACE ..... B-21
VTRSW ..... B-21
B. 10 Vector Swap Service ..... B-22
.ACIA. ..... B-23
.AVTBL ..... B-23
.BSDTA ..... B-24
.BSOFF ..... B-24
.BSON ..... B-25
.CIDTA ..... B-25
.CIOFF ..... B-26
.CION ..... B-26
.CMDL1 ..... B-27
.CMDL2 ..... B-28

## TABLE OF CONTENTS (CONTINUED)

.CODTAB-28.COOFF ..... B-29
.COON ..... B-29
.ECHO ..... B-30
.FIRQ ..... B-30
.HSDATA ..... B-31
.IRQ ..... B-31
.NMI ..... B. 32
.PAD ..... B-32
.PAUSE ..... B-33
.PTM ..... B-33
.RESET ..... B-34
.RSVD ..... B-34
.SWI ..... B-35
.SWI2. ..... B-35
.SWI3. ..... B-36
B. 11 Monitor Listing ..... B-37
APPENDIX C
MACHINE CODE TO INSTRUCTION CROSS REFERENCE
C. 1 Introduction ..... C-1
APPENDIX D
PROGRAMMING AID
D. 1 Introduction ..... D-1
APPENDIX E
ASCII CHARACTER SET
E. 1 Introduction ..... E-1
E. 2 Character Representation and Code Identification ..... E-1
E. 3 Control Characters ..... E-2
E. 4 Graphic Characters ..... E-2

## TABLE OF CONTENTS (CONTINUED)

## APPENDIX F OPCODE MAP

F. 1 Introduction ..... F-1
F. 2 Opcode Map ..... F-1
APPENDIX G
PIN ASSIGNMENTS
G. 1 Introduction ..... G-1
APPENDIX H CONVERSION TABLES
H. 1 Introduction ..... H-1
H. 2 Powers of 2; Powers of 16 ..... H-1
H. 3 Hexadecimal and Decimal Conversion ..... H-2
H.3.1 Converting Hexadecimal to Decimal ..... H-2
H.3.2 Converting Decimal to Hexadecimal ..... H-2
LIST OF ILLUSTRATIONS
Figure No.
1-1 Programming Model ..... 1-3
$1-2$ Condition Code Register ..... 1-4
1-3 Processor Pin Assignments ..... 1-6
2-1 Postbyte Usage for EXG/TFR, PSH/PUL Instructions ..... 2-2
3-1 Interrupt Processing Flowchart ..... 3-5
4-1 Stacking Order ..... 4-7
B-1 Memory Map ..... B-2
E-1 ASCII Character Set ..... E-1
G-1 Pin Assignments ..... G-1

## LIST OF TABLES

Table No. Title Page No.
$1-1$ BA/BS Signal Encoding ..... 1.8
2-1 Postbyte Usage for Indexed Addressing Modes ..... 2-3
3-1 Interrupt Vector Locations ..... 3-1
4-1 Instruction Set ..... 4-9
4-2 8-Bit Accumulator and Memory Instructions ..... 4-11
4-3 16-Bit Accumulator and Memory Instructions ..... 4-12
4-4 Index/Stack Pointer Instructions. ..... 4-12
4.5 Branch Instructions ..... 4-13
4-6 Miscellaneous Instructions ..... 4-13
A- 1 Operation Notation ..... A-1
A. 2 Register Notation ..... A-2
B-1 Command List ..... B-5
B-2 Services ..... B-14
B-3 Vector Table Entries ..... B-22
C-1 Machine Code to Instruction Cross Reference. ..... C-2
D-1 Programming Aid ..... D-1
E-1 Control Characters ..... E-2
E-2 Graphic Characters ..... E-3
F-1 Opcode Map ..... F-2
F-2 Indexed Addressing Mode Data ..... F-3
H-1 Powers of 2; Powers of 16 ..... H-1
H-2 Hexadecimal and Decimal Conversion Chart ..... H-2

## SECTION 1 GENERAL DESCRIPTION

### 1.1 INTRODUCTION

This section contains a general description of the Motorola MC6809 and MC6809E Microprocessor Units (MPU). Pin assignments and a brief description of each input/output signal are also given. The term MPU, processor, or M6809 will be used throughout this manual to refer to both the MC6809 and MC6809E processors. When a topic relates to only one of the processors, that specific designator (MC6809 or MC6809E) will be used.

### 1.2 FEATURES

The MC6809 and MC6809E microprocessors are greatly enhanced, upward compatible, computationally faster extensions of the MC6800 microprocessor.

Enhancements such as additional registers (a $Y$ index register, a $U$ stack pointer, and a direct page register) and instructions (such as MUL) simplify software design. Improved addressing modes have also been implemented.

Upward compatibility is guaranteed as MC6800 assembly language programs may be assembled using the Motorola MC6809 Macro Assembler. This code, while not as compact as native M6809 code, is, in most cases, $100 \%$ functional.

Both address and data are available from the processor earlier in an instruction cycle than from the MC6800 which simplifies hardware design. Two clock signals, $E$ (the MC6800 $\phi 2$ ) and a new quadrature clock $Q$ (which leads $E$ by one-quarter cycle) also simplify hardware design.

A memory ready (MRDY) input is provided on the MC6809 for working with slow memories. This input stretches both the processor internal cycle and direct memory access bus cycle times but allows internal operations to continue at full speed. A direct memory access request ( $\overline{\mathrm{DMA}} / \overline{\mathrm{BREQ}}$ ) input is provided for immediate memory access or dynamic memory refresh operations; this input halts the internal MC6809 clocks. Because the processor's registers are dynamic, an internal counter periodically recovers the bus from direct memory access operations and performs a true processor refresh cycle to allow unlimited length direct memory access operation. An interrupt acknowledge signal is available to allow development of vectoring by interrupt device hardware or detection of operating system calls.

Three prioritized, vectored, hardware interrupt levels are available: non-maskable, fast, and normal. The highest and lowest priority interrupts, non-maskable and interrupt request respectively, are the normal interrupts used in the M6800 family. A new interrupt on this processor is the fast interrupt request which provides faster service to its interrupt input by only stacking the program counter and condition code register and then servicing the interrupt.

Modern programming techniques such as position-independent, system independent, and reentrant programming are readily supported by these processors.

A Memory Management Unit (MMU), the MC6829, allows a M6809 based system to address a two megabyte memory space. Note: An arbitrary number of tasks may be supported - slower - with software.

This advanced family of processors is compatible with all M6800 peripheral parts.

### 1.3 SOFTWARE FEATURES

Some of the software features of these processors are itemized in the following paragraphs. Programs developed for the MC6800 can be easily converted for use with the MC6809 or MC6809E by running the source code through a M6809 Macro Assembler or any one of the many cross assemblers that are available.

The addressing modes of any microprocessor provide it with the capability to efficiently address memory to obtain data and instructions. The MC6809 and MC6809E have a versatile set of addressing modes which allow them to function using modern programming techniques.

The addressing modes and instructions of the MC6809 and MC6809E are upward compatible with the MC6800. The old addressing modes have been retained and many new ones have been added.

A direct page register has been added which allows a 256 byte "direct" page anywhere in the 64 K logical address space. The direct page register is used to hold the mostsignificant byte of the address used in direct addressing and decrease the time required for address calculation.

Branch relative addressing to anywhere in the memory map ( -32768 to +32767 ) is available.

Program counter relative addressing is also available for data access as well as branch instructions.

The indexed addressing modes have been expanded to include:
0 -, 5-, 8-, 16-bit constant offsets,
8- or 16-bit accumulator offsets, autoincrement/decrement (stack operation).

In addition, most indexed addressing modes may have an additional level of indirection added.

Any or all registers may be pushed on to or pulled from either stack with a single instruction.

A multiply instruction is included which multiplies unsigned binary numbers in accumulators $A$ and $B$ and places the unsigned result in the 16 -bit accumulator $D$. This unsigned multiply instruction also allows signed or unsigned multiple precision multiplication.

### 1.4 PROGRAMMING MODEL

The programming model (Figure 1-1) for these processors contains five 16-bit and four 8 -bit registers that are available to the programmer.


Figure 1-1. Programming Model

### 1.5 INDEX REGISTERS (X, Y)

The index registers are used during the indexed addressing modes. The address information in an index register is used in the calculation of an effective address. This address may be used to point directly to data or may be modified by an optional constant or register offset to produce the effective address.

### 1.6 STACK POINTER REGISTERS (U, S)

Two stack pointer registers are available in these processors. They are: a user stack pointer register (U) controlled exclusively by the programmer, and a hardware stack pointer register (S) which is used automatically by the processor during subroutine calls
and interrupts, but may also be used by the programmer. Both stack pointers always point to the top of the stack.

These registers have the same indexed addressing mode capabilities as the index registers, and also support push and pull instructions. All four indexable registers ( $\mathrm{X}, \mathrm{Y}$, $\mathrm{U}, \mathrm{S}$ ) are referred to as pointer registers.

### 1.7 PROGRAM COUNTER (PC)

The program counter register is used by these processors to store the address of the next instruction to be executed. It may also be used as an index register in certain addressing modes.

### 1.8 ACCUMULATOR REGISTERS (A, B, D)

The accumulator registers (A, B) are general-purpose 8-bit registers used for arithmetic calculations and data manipulation.

Certain instructions concatenate these registers into one 16 -bit accumulator with register A positioned as the most-significant byte. When concatenated, this register is referred to as accumulator $D$.

### 1.9 DIRECT PAGE REGISTER (DP)

This 8 -bit register contains the most-significant byte of the address to be used in the direct addressing mode. The contents of this register are concatenated with the byte following the direct addressing mode operation code to form the 16-bit effective address. The direct page register contents appear as bits A15 through A8 of the address. This register is automatically cleared by a hardware reset to ensure M6800 compatiblity.

### 1.10 CONDITION CODE REGISTER (CC)

The condition code register contains the condition codes and the interrupt masks as shown in Figure 1-2.


Figure 1-2. Condition Code Register
1.10.1 CONDITION CODE BITS. Five bits in the condition code register are used to indicate the results of instructions that manipulate data. They are: half carry (H), negative $(N)$, zero (Z), overflow (V), and carry (C). The effect each instruction has on these bits is given in the detail information for each instruction (see Appendix A).
1.10.1.1 Half Carry (H), Bit 5. This bit is used to indicate that a carry was generated from bit three in the arithmetic logic unit as a result of an 8 -bit addition. This bit is undefined in all subtract-like instructions. The decimal addition adjust (DAA) instruction uses the state of this bit to perform the adjust operation.
1.10.1.2 Negative ( N ), Bit 3. This bit contains the value of the most-significant bit of the result of the previous data operation.
1.10.1.3 Zero (Z), Bit 2. This bit is used to indicate that the result of the previous operation was zero.
1.10.1.4 Overfiow (V), Bit 1. This bit is used to indicate that the previous operation caused a signed arithmetic overflow.
1.10.1.5 Carry (C), Bit 0 . This bit is used to indicate that a carry or a borrow was generated from bit seven in the arithmetic logic unit as a result of an 8 -bit mathematical operation.
1.10.2 INTERRUPT MASK BITS AND STACKING INDICATOR. Two bits (I and F) are used as mask bits for the interrupt request and the fast interrupt request inputs. When either or both of these bits are set, their associated input will not be recognized.

One bit $(E)$ is used to indicate how many registers (all, or only the program counter and condition code) were stacked during the last interrupt.
1.10.2.1 Fast Interrupt Request Mask (F), Bit 6. This bit is used to mask (disable) any fast interrupt request line (FIRQ). This bit is set automatically by a hardware reset or after recognition of another interrupt. Execution of certain instructions such as SWI will also inhibit recognition of a FIRQ input.
1.10.2.2 Interrupt Request Mask (I), Bit 4. This bit is used to mask (disable) any interrupt request input (IRQ). This bit is set automatically by a hardware reset or after recognition of another interrupt. Execution of certain instructions such as SWI will also inhibit recognition of an IRQ input.
1.10.2.3 Entire Flag (E), Bit 7. This bit is used to indicate how many registers were stacked. When set, all the registers were stacked during the last interrupt stacking operation. When clear, only the program counter and condition code registers were stacked during the last interrupt.

The state of the E bit in the stacked condition code register is used by the return from interrupt (RTI) instruction to determine the number of registers to be unstacked.

### 1.11 PIN ASSIGNMENTS AND SIGNAL DESCRIPTION

Figure 1-3 shows the pin assignments for the processors. The following paragraphs provide a short description of each of the input and output signals.

MC6809


MC6809E


Figure 1-3. Processor Pin Assignments
1.11.1 MC6809 CLOCKS. The MC6809 has four pins committed to developing the clock signals needed for internal and system operation. They are: the oscillator pins EXTAL and XTAL; the standard M6800 enable (E) clock; and a new, quadrature (Q) clock.
1.11.1.1 Osclllator (EXTAL, XTAL). These pins are used to connect the processor's internal oscillator to an external, parallel-resonant crystal. These pins can also be used for input of an external TTL timing signal by grounding the XTAL pin and applying the input to the EXTAL pin. The crystal or the external timing source is four times the resulting bus frequency.
1.11.1.2 Enable (E). The E clock is similar to the phase $2(\phi 2)$ MC6800 bus timing clock. The leading edge indicates to memory and peripherals that the data is stable and to begin write operations. Data movement occurs after the Q clock is high and is latched on the trailing edge of $E$. Data is valid from the processor (during a write operation) by the rising edge of $E$.
1.11.1.3 Quadrature (Q). The Q clock leads the E clock by approximately one half of the $E$ clock time. Address information from the processor is valid with the leading edge of the Q clock. The Q clock is a new signal in these processors and does not have an equivalent clock within the MC6800 bus timing.
1.11.2 MC6809E CLOCKS (E and Q). The MC6809E has two pins provided for the TTL clock signal inputs required for internal operation. They are the standard M6800 enable (E) clock and the quadrature (Q) clock. The Q input must lead the E input.

Addresses will be valid from the processor (on address delay time after the falling edge of E ) and data will be latched from the bus by the falling edge of E . The Q input is fully TTL compatible. The E input is used to drive the internal MOS circuitry directly and therefore requires input levels above the normal TTL levels.
1.11.3 THREE STATE CONTROLS (TSC) (MC6809E). This input is used to place the address and data lines and the $R \bar{W}$ line in the high-impedance state and allows the address bus to be shared with other bus masters.
1.11.4 LAST INSTRUCTION CYCLE (LIC) (MC6809E). This output goes high during the last cycle of every instruction and its high-to-low transition indicates that the first byte of an opcode will be latched at the end of the present bus cycle.
1.11.5 ADDRESS BUS (A0-A15). This 16-bit, unidirectional, three-state bus is used by the processor to provide address information to the address bus. Address information is valid on the rising edge of the Q clock. All 16 outputs are in the high-impedance state when the bus available (BA) signal is high, and for one bus cycle thereafter.

When the processor does not require the address bus for a data transfer, it outputs address $\mathrm{FFFF}_{16}$, and read/write ( $\mathrm{R} \overline{\mathrm{W}}$ ) high. This is a "dummy access" of the leastsignificant byte of the reset vector which replaces the valid memory address (VMA) functions of the MC6800. For the MC6809, the memory read signal internal circuitry inhibits stretching of the clocks during non-access cycles.
1.11.6 DATA BUS (DO-D7). This 8-bit, bidirectional, three-state bus is the general purpose data path. All eight outputs are in the high-impedance state when the bus available (BA) output is high.
1.11.7 READ/WRITE (R/产). This output indicates the direction of data transfer on the data bus. A low indicates that the processor is writing onto the data bus; a high indicates that the processor is reading data from the data bus. The signal at the $R \bar{W}$ output is valid at the leading edge of the $Q$ clock. The $R \bar{W}$ output is in the high-impedance state when the bus available (BA) output is high.
1.11.8 PROCESSOR STATE INDICATORS (BA, BS). The processor uses these two output lines to indicate the present processor state. These pins are valid with the leading edge of the Q clock.

The bus available (BA) output is used to indicate that the buses (address and data) and the read/write output are in the high-impedance state. This signal can be used to indicate to bus-sharlng or direct memory access systems that the buses are available. When BA goes low, an additional dead cycle will elapse before the processor regains control of the buses.

The bus status (BS) output is used in conjunctlon with the BA output to indicate the present state of the processor. Table $1-1$ is a listing of the BA and BS outputs and the processor states that they indicate. The following paragraphs briefly explain each processor state.

## Table 1-1. BA/BS Signal Encoding

| BA | BS | Processor State |
| :---: | :---: | :--- |
|  | 0 | Normal (Running) |
| 0 | 1 | Interrupt or Reset Acknowledge |
| 1 | 0 | Sync Acknowledge |
| 1 | 1 | Halt/Bus Grant Acknowledged |

1.11.8.1 Normal. The processor is running and executing instructions.
1.11.8.2 Interrupt or Reset Acknowledge. This processor state is Indicated during both cycles of a hardware vector fetch which occurs when any of the following interrupts have occurred: $\overline{R E S E T}, \overline{\text { NMI, }}$ FIRQ, $\overline{\mathrm{IRQ}, ~ S W I, ~ S W I 2, ~ a n d ~ S W I 3 . ~}$

This output, plus decodlng of address lines A3 through A1 provides the user with an indication of which interrupt is being serviced.
1.11.8.3 Sync Acknowledge. The processor is waiting for an external synchronization input on an interrupt line. See SYNC instruction in Appendix A.
1.11.8.4 Halt/Bus Grant. The processor is halted or bus control has been granted to some other device.
1.11.9 RESET (RESET). This input is used to reset the processor. A low input lasting longer than one bus cycle will reset the processor.

The reset vector is fetched from locations \$FFFE and \$FFFF when the processor enters the reset acknolwedge state as indicated by the BA output being low and the BS output being high.

During initial power-on, the reset input should be held low until the clock oscillator is fully operational.
1.11.10 INTERRUPTS. The processor has three separate interrupt input pins: nonmaskable interrupt (NMI), fast interrupt request (FIRQ), and interrupt request (IRQ). These interrupt inputs are latched by the falling edge of every $Q$ clock except during cycle stealing operations where only the $\overline{\mathrm{NMI}}$ input is latched. Using this point as a reference, a delay of at least one bus cycle will occur before the interrupt is recognized by the processor.
1.11.10.1 Non-Maskable Interrupt (NMI). A negative edge on this input requests that a non-maskable interrupt sequence be generated. This input, as the name indicates, cannot be masked by software and has the highest priority of the three interrupt inputs. After a reset has occurred, a $\overline{N M I}$ input will not be recognized by the processor until the first program load of the hardware stack pointer. The entire machine state is saved on the hardware stack during the processing of a non-maskable interrupt. This interrupt is internally blocked after a hardware reset until the stack pointer is initialized.
1.11.10.2 Fast Interrupt Request (FIRQ). This input is used to initiate a fast interrupt request sequence. Initiation depends on the $F$ (fast interrupt request mask) bit in the condition code register being clear. This bit is set during reset. During the interrupt, only the contents of the condition code register and the program counter are stacked resulting in a short amount of time required to service this interrupt. This interrupt has a higher priority than the normal interrupt request (IRQ).
1.11.10.3 Interrupt Request (IRQ). This input is used to initiate what might be considered the "normal" interrupt request sequence. Initiation depends on the I (interrupt mask) bit in the condition code register being clear. This bit is set during reset. The entire machine state is saved on the hardware stack during processing of an IRQ input. This input has the lowest priority of the three hardware interrupts.
1.11.11 MEMORY READ (MRDY) (MC6809). This input allows extension of the E and Q clocks to allow a longer data access time. A low on this input allows extension of the $E$ and $Q$ clocks ( $E$ high and $Q$ low) in integral multiples of quarter bus cycles (up to 10 cycles) to allow interface with slow memory devices.

Memory ready does not extend the E and Q clocks during non-valid memory access cycles and therefore the processor does not slow down for "don't care" bus accesses. Memory ready may also be used to extend the $E$ and $Q$ clocks when an external device is using the halt and direct memory access/bus request inputs.
1.11.12 ADVANCED VALID MEMORY ADDRESS (AVMA) (MC6809E). This output signal indicates that the MC6809E will use the bus in the following bus cycle. This output is low when the MC6809E is in either a halt or sync state.
1.11.13 HALT. This input is used to halt the processor. A low input halts the processor at the end of the present instruction execution cycle and the processor remains halted indefinitely without loss of data.

When the processor is halted, the BA output is high to indicate that the buses are in the high-impedance state and the BS output is also high to indicate that the processor is in the halt/bus grant state.

During the halt/bus grant state, the processor will not respond to external real-time requests such as FIRQ or $\overline{1 R Q}$. However, a direct memory access/bus request input will be accepted. A non-maskable interrupt or a reset input will be latched for processing later. The $E$ and $Q$ clocks continue to run during the halt/bus grant state.
1.11.14 DIRECT MEMORY ACCESS/BUS REQUEST (DMABREQ) (MC6809). This input is used to suspend program execution and make the buses avallable for another use such as a direct memory access or a dynamic memory refresh.

A low level on this input occurring during the Q clock high time suspends instruction execution at the end of the current cycle. The processor acknowledges acceptance of this input by setting the BA and BS outputs high to signify the bus grant state. The requesting device now has up to 15 bus cycles before the processor retrieves the bus for self-refresh.

Typically, a direct memory access controller will request to use the bus by setting the $\overline{D M A} / \overline{B R E Q}$ input low when E goes high. When the processor acknowledges this input by setting the BA and BS outputs high, that cycle will be a dead cycle used to transfer bus mastershlp to the direct memory access controller. False memory access during any dead cycle should be prevented by externally developing a system DMAVMA signal which is low in any cycle when the BA output changes.

When the BA output goes low, either as a result of a direct memory access/bus request or a processor self-refresh, the direct memory access device should be removed from the bus. Another dead cycle will elapse before the processor accesses memory, to allow transfer of bus mastership without contention.
1.11.15 BUSY (MC6809E). This output indicates that bus re-arbitration should be deferred and provides the indivisable memory operation required for a "test-and-set" primitive.

This output will be high for the first two cycles of any Read-Modify-Write instruction, high during the first byte of a double-byte access, and high during the first byte of any indirect access or vector-fetch operation.
1.11.16 POWER. Two inputs are used to supply power to the processor: VCC is +5.0 $\pm 5 \%$, while VSS is ground or 0 volts.

## SECTION 2 ADDRESSING MODES

### 2.1 INTRODUCTION

This section contains a description of each of the addressing modes available on these processors.

### 2.2 ADDRESSING MODES

The addressing modes available on the MC6809 and MC6809E are: Inherent, Immediate, Extended, Direct, Indexed (with various offsets and autoincrementing/decrementing), and Branch Relative. Some of these addressing modes require an additional byte after the opcode to provide additional addressing interpretation. This byte is called a postbyte.

The following paragraphs provide a description of each addressing mode. In these descriptions the term effective address is used to indicate the address in memory from which the argument for an instruction is fetched or stored, or from which instruction processing is to proceed.
2.2.1 INHERENT. The information necessary to execute the instruction is contained in the opcode. Some operations specifying only the index registers or the accumulators, and no other arguments, are also included in this addressing mode.

Example: MUL
2.2.2 IMMEDIATE. The operand is contained in one or two bytes immediately following the opcode. This addressing mode is used to provide constant data values that do not change during program execution. Both 8 - bit and 16 -bit operands are used depending on the size of the argument specified in the opcode.

```
Example: LDA #CR
    LDB #7
    LDA #$FO
    LDB #%1110000
    LDX #$8004
```

Another form of immediate addressing uses a postbyte to determine the registers to be manipulated. The exchange (EXG) and transfer (TFR) instructions use the postbyte as shown in Figure 2-1(A). The push and pull instructions use the postbyte to designate the registers to be pushed or pulled as shown in Figure 2-1(B).

| b7 | b6 | b5 | b4 | b3 | b2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | SOURCE (R1) |  | b1 | b0 |  |
|  |  |  | DESTINATION (R2) |  |  |
| Code* | Register | Code* | Register |  |  |
| 0000 | D (A:B) | 0101 | Program Counter |  |  |
| 0001 | X Index | 1000 | A Accumulator |  |  |
| 0010 | Y Index | 1001 | B Accumulator |  |  |
| 0011 | U Stack Pointer | 1010 | Condition Code |  |  |
| 0100 | S Stack Pointer | 1011 | Direct Page |  |  |

- All other combinations of bits produce undefined results.
(A) Exchange (EXG) or Transfer (TFR) Instruction Postbyte

| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PC | S/U | Y | $\times$ | DP | B | A | CC |
| PC = Program Counter |  |  |  |  |  |  |  |
| S/U = Hardware/User Stack Pointer |  |  |  |  |  |  |  |
| $Y \quad=Y$ Index Registe |  |  |  |  |  |  |  |
| $X=\mathrm{U}$ Index Registe |  |  |  |  |  |  |  |
| DP = Direct Page Registe |  |  |  |  |  |  |  |
| $B=B$ Accumulator |  |  |  |  |  |  |  |
| A $=$ A Accumulator |  |  |  |  |  |  |  |
| CC |  | Cond | tion | Code | Reg |  |  |

(B) Push (PSH) or Pull (PUL) Instruction Postbyte

Figure 2-1. Postbyte Usage for EXG/TFR, PSH/PUL Instructions
2.2.3 EXTENDED. The effective address of the argument is contained in the two bytes following the opcode. Instructions using the extended addressing mode can reference arguments anywhere in the 64 K addressing space. Extended addressing is generally not used in position independent programs because it supplies an absolute address.

Example: $\quad$ LDA >CAT
2.2.4 DIRECT. The effective address is developed by concatenation of the contents of the direct page register with the byte immediately following the opcode. The direct page register contents are the most-significant byte of the address. This allows accessing 256 locations within any one of 256 pages. Therefore, the entire addressing range is available for access using a single two-byte instruction.

Example: LDA >CAT
2.2.5 INDEXED. In these addressing modes, one of the pointer registers ( $X, Y, U$, or $S$ ), and sometimes the program counter ( PC ) is used in the calculation of the effective address of the instruction operand. The basic types (and their variations) of indexed addressing available are shown in Table 2-1 along with the postbyte configuration used.
2.2.5.1 Constant Offset from Reglster. The contents of the register designated in the postbyte are added to a twos complement offset value to form the effective address of
the instruction operand. The contents of the designated register are not affected by this addition. The offset sizes available are:

```
    No
offset - designated register contains the effective
        address
    5-bit -16 to +15
    8 -bit -128 to +127
16 -bit -32768 to +32767
```

Table 2-1. Postbyte Usage for Indexed Addressing Modes

| Mode Type | Variation | Direct | Indirect |
| :--- | :--- | :--- | :--- |
| Constant Offset from Register | No Offset | 1RR00100 | 1RR10100 |
| (twos Complement Offset) | 5-Bit Offset | 0RRnnnnn | Defaults to 8-bit |
|  | 8-Bit Offset | 1RR01000 | 1RR11000 |
|  | 16-Bit Offset | 1RR01001 | 1RR11001 |
| Accumulator Offset from Register | A Accumulator Offset | 1RR00110 | 1RR10110 |
| (twos Complement Offset) | B Accumulator Offset | 1RR00101 | 1RR10101 |
|  | D Accumulator Offset | 1RR01011 | 1RR11011 |
| Auto Increment/Decrement from | Increment by 1 | 1RR00000 | Not Allowed |
| Register | Increment by 2 | 1RR00001 | 1RR10001 |
|  | Decrement by 1 | 1RR00010 | Not Allowed |
|  | Decrement by 2 | 1RR00011 | 1RR10011 |
| Constant Offset from Program | 8-Bit Offset | $1 \times X 01100$ | 1XX11100 |
| Counter | 16-Bit Offset | 1XX01101 | 1XX11101 |
| Extended Indirect | 16-Bit Address | -- | 10011111 |

The 5 -bit offset value is contained in the postbyte. The 8 - and 16-bit offset values are contained in the byte or bytes immediately following the postbyte. If the Motorola assembler is used, it will automatically determine the most efficient offset; thus, the programmer need not be concerned about the offset size.

| Examples: | LDA,$X$ | LDY -64000, X |
| :--- | :--- | :--- |
|  | LDB $0, Y$ | LDA 17,PC |
|  | LDX $64,000, \mathrm{~S}$ | LDA There,PCR |

2.2.5.2 Accumulator Offset from Register. The contents of the index or pointer register designed in the postbyte are temporarily added to the twos complement offset value contained in an accumulator (A, B, or D) also designated in the postbyte. Neither the designated register nor the accumulator contents are affected by this addition.
Example:
LDA A,X
LDA D,U
LDA B,Y
2.2.5.3 Autoincrement/Decrement from Register. This addressing mode works in a postincrementing or predecrementing manner. The amount of increment or decrement, one or two positions, is designated in the postbyte.

In the autoincrement mode, the contents of the effective address contained in the pointer register, designated in the postbyte, and then the pointer register is automatically incremented; thus, the pointer register is postincremented.

In the autodecrement mode, the pointer register, designated in the postbyte, is automatically decremented first and then the contents of the new address are used; thus, the pointer register is predecremented.

Examples:

| Autoincrement |  |  |
| :--- | :--- | :--- |
| LDA | , $\mathrm{X}+$ | LDY, $\mathrm{X}++$ |
| LDA | , $\mathrm{Y}+$ | LDX, $\mathrm{Y}++$ |
| LDA | $\mathrm{S}+$ | LDX, $\mathrm{U}++$ |
| LDA | , $\mathrm{U}+$ | LDX, $\mathrm{S}++$ |

Autodecrement
LDA , - X LDY , - - X LDA , - Y LDX , - - Y
LDA ,-S LDX ,--U
LDA , $-U$ LDX , - - S
2.2.5.4 indirection. When using indirection, the effective address of the base indexed addressing mode is used to fetch two bytes which contain the final effective address of the operand. It can be used with all the indexed addressing modes and the program counter relative addressing mode.
2.2.5.5 Extended Indirect. The effective address of the argument is located at the address specified by the two bytes following the postbyte. The postbyte is used to indicate indirection.

Example: LDA [\$F000]
2.2.5.6 Program Counter Relative. The program counter can also be used as a pointer with either an 8 - or 16 -bit signed constant offset. The offset value is added to the program counter to develop an effective address. Part of the postbyte is used to indicate whether the offset is 8 or 16 bits.
2.2.6 BRANCH RELATIVE. This addressing mode is used when branches from the current instruction location to some other location relative to the current program counter are desired. If the test condition of the branch instruction is true, then the effective address is calculated (program counter plus twos complement offset) and the branch is taken. if the test condition is false, the processor proceeds to the next in-line instruction. Note that the program counter is always pointing to the next instruction when the offset is added. Branch relative addressing is always used in position independent programs for all control transfers.

For short branches, the byte following the branch instruction opcode is treated as an 8 -bit signed offset to be used to calculate the effective address of the next instruction if the branch is taken. This is called a short relative branch and the range is limited to plus 127 or minus 128 bytes from the following opcode.

For long branches, the two bytes after the opcode are used to calculate the effective address. This is called a long relative branch and the range is plus 32,767 or minus 32,768
bytes from the following opcode or the full 64K address space of memory that the processor can address at one time.

Examples: Short Branch Long Branch
BRA POLE LBRA CAT

## SECTION 3 <br> INTERRUPT CAPABILITIES

### 3.1 INTRODUCTION

The MC6809 and MC6809E microprocessors have six vectored interrupts (three hardware and three software). The hardware interrupts are the non-maskable interrupt (NMI), the fast maskable interrupt request ( (FIRQ), and the normal maskable interrupt request (IRQ). The software Interrupts consist of SWI, SWI2, and SWI3. When an interrupt request is acknowledged, all the processor registers are pushed onto the hardware stack, except in the case of FIRQ where only the program counter and the condition code register is saved, and control is transferred to the address in the interrupt vector. The priority of these interrupts is, highest to lowest, $\overline{\text { NMI }}$, SWI, FIRQ, $\overline{\mathrm{IRQ}}, \mathrm{SWI}$, and SWI3. Figure $3-1$ is a detailed flowchart of interrupt processing in these processors. The interrupt vector locations are given in Table 3-1. The vector locations contain the address for the interrupt routine.

Additional information on the SWI, SWI2, and SWI3 interrupts is given in Appendix A. The hardware interrupts, $\overline{\mathrm{NM}}, \overline{\mathrm{FIRQ}}$, and $\overline{\mathrm{RQ}}$ are listed alphabetically at the end of Appendix A.

Table 3-1. Interrupt Vector Locations

| Interrupt Description | Vector Location |  |
| :---: | :---: | :---: |
|  | MS Byte | LS Byte |
| Reset (RESET) | FFFE | FFFF |
| Non-Maskable Interrupt ( $\overline{\text { NMI) }}$ | FFFC | FFFD |
| Software Interrupt (SWI) | FFFA | FFFB |
| Interrupt Request (IRQ) | FFF8 | FFF9 |
| Fast Interrupt Request (FIRQ) | FFF6 | FFF7 |
| Software Interrupt 2 (SWI2) | FFF4 | FFF5 |
| Software Interrupt 3 (SWI3) | FFF2 | FFF3 |
| Reserved | FFFO | FFF1 |

### 3.2 NON-MASKABLE INTERRUPT (NMI)

The non-maskable interrupt is edge-sensitive in the sense that if it is sampled low one cycle after it has been sampled high, a non-maskable interrupt will be triggered. Because the non-maskable interrupt cannot be masked by execution of the non-maskable interrupt handler routine, it is possible to accept another non-maskable interrupt before executing the first instruction of the interrupt routine. A fatal error will exist if a nonmaskable interrupt is repeatedly allowed to occur before completing the return from interrupt ( RTI ) instruction of the previous non-maskable interrupt request, since the stack
will eventually overflow. This interrupt is especially applicable to gaining immediate processor response for powerfail, software dynamic memory refresh, or other non-delayable events.

### 3.3 FAST MASKABLE INTERRUPT REQUEST (FIRQ)

A low level on the FIRQ input with the $F$ (fast interrupt request mask) bit in the condition code register clear triggers this interrupt sequence. The fast interrupt request provides fast interrupt response by stacking only the program counter and condition code register. This allows fast context switching with minimal overhead. If any registers are used by the interrupt routine then they can be saved by a single push instruction.

After accepting a fast interrupt request, the processor clears the E flag, saves the program counter and condition code register, and then sets both the $I$ and $F$ bits to mask any further IRQ and FIRQ interrupts. After servicing the original interrupt, the user may selectively clear the I and F bits to allow multiple-level interrupts if so desired.

### 3.4 NORMAL MASKABLE INTERRUPT REQUEST (IRQ)

A low level on the $\overline{\operatorname{RRQ}}$ input with the I (interrupt request mask) bit in the condition code register clear triggers this interrupt sequence. The normal maskable interrupt request provides a slower hardware response to interrupts because it causes the entire machine state to be stacked. However, this means that interrupting software routines can use all processor resources without fear of damaging the interrupted routine. A normal interrupt request, having lower priority than the fast interrupt request, is prevented from interrupting the fast interrupt handler by the automatic setting of the I bit by the fast interrupt request handler.

After accepting a normal interrupt request, the processor sets the E flag, saves the entire machine state, and then sets the I bit to mask any further interrupt request inputs. After servicing the original interrupt, the user may clear the I bit to allow multiple-level normal interrupts.

All interrupt handling routines should return to the formerly executing tasks using a return from interrupt (RTI) instruction. This instruction recovers the saved machine state from the hardware stack and control is returned to the interrupted program. If the recovered $E$ bit is clear, it indicates that a fast interrupt request occurred and only the program counter address and condition code register are to be recovered.

### 3.5 SOFTWARE INTERRUPTS (SWI, SWI2, SWI3)

The software interrupts cause the processor to go through the normal interrupt request sequence of stacking the complete machine state even though the interrupting source is the processor itself. These interrupts are commonly used for program debugging and for calls to an operating system.

Normal processing of the SWI input sets the $I$ and $F$ bits to prevent either of these interrupt requests from affecting the completion of a software interrupt request. The remaining software interrupt request inputs (SWI2 and SWI3) do not have the priority of the SWI input and therefore do not mask the two hardware interrupt request inputs (FIRQ and $\overline{\mathrm{R} Q}$ ).


Figure 3-1. Interrupt Processing Flowchart

## SECTION 4 PROGRAMMING

### 4.1 INTRODUCTION

These processors are designed to be source-code compatible with the M6800 to make use of the substantial existing base of M6800 software and training. However, this asset should not overshadow the capabilities built into these processors that allow more modern programming techniques such as position-independence, modular programming, and reentrancy/recursion to be used on a microprocessor-based system. A brief review of these methods is given in the following paragraphs.
4.1.1 POSITION INDEPENDENCE. A program is said to be "position-independent" if it will run correctly when the same machine code is positioned arbitrarily in memory. Such a program is useful in many different hardware configurations, and might be copied from a disk into RAM when the operating system first sees a request to use a system utility. Position-independent programs never use absolute (extended or direct) addressing: instead, inherent immediate, register, indexed and relative modes are used. In particular, there should be no jump (absolute) or jump to subroutine instructions nor should absolute addresses be used. A position-independent program is almost always preferable to a position-dependent program (although position-independent code is usually 5 to $10 \%$ slower than normal code).
4.1.2 MODULAR PROGRAMMING. Modular programming is another indication of quality code. A module is a program element which can be easily disconnected from the rest of the program either for re-use in a new environment or for replacement. A module is usually a subroutine (although a subroutine is not necessarily a module); frequently, the programmer isolates register changes internal to the module by pushing these registers onto the stack upon entry, and pulling them off the stack before the return. Isolating register changes in the called module, to that module alone, allows the code in the calling program to be more easily analyzed since it can be assumed that all registers (except those specifically used for parameter transfer are unchanged by each called module. This leaves the processor's registers free at each level for loop counts, address comparisons, etc.
4.1.2.1 Local Storage. A clean method for allocating "local" storage is required both by position-independent programs as well as modular programs. Local or temporary storage is used to hold values only during execution of a module (or called modules) and is released upon return. One way to allocate local storage is to decrement the hardware stack
pointer(s) by the number of bytes needed. Interrupts will then leave this area intact and it can be de-allocated on exiting the module. A module will almost always need more temporary storage than just the MPU registers.
4.1.2.2 Global Storage. Even in a modular environment there may be a need for "global" values which are accessible by many modules within a given system. These provide a convenient means for storing values from one invocation to another invocation of the same routine. Global storage may be created as local storage at some level, and a pointer register (usually $U$ ) used to point at this area. This register is passed unchanged in all subroutines, and may be used to index into the global area.
4.1.3 REENTRANCYIRECURSION. Many programs will eventually involve execution in an interrupt-driven environment. If the interrupt handlers are complex, they might well call the same routine which has just been interrupted. Therefore, to protect present programs against certaln obsolescence, all programs should be written to be reentrant. A reentrant routine allocates different local variable storage upon each entry. Thus, a later entry does not destroy the processing associated with an earlier entry.

The same technique which was implemented to allow reentrancy also allows recursion. A recursive routine is defined as a routine that calls itself. A recursive routine might be written to simplify the solution of certain types of problems, especially those which have a data structure whose elements may themselves be a structure. For example, a parenthetical equation represents a case where the expression in parenthesis may be considered to be a value which is operated on by the rest of the equation. A programmer might choose to write an expression evaluator passing the parenthetical expression (which might also contain parenthetical expressions) in the call, and receive back the returned value of the expression within the parenthesis.

### 4.2 M6809 CAPABILITIES

The following paragraphs briefly explain how the MC6809 is used with the programming techniques mentioned earlier.
4.2.1 MODULE CONSTRUCTION. A module can be defined as a logically self-contained and discrete part of a larger program. A properly constructed module accepts well defined inputs, carries out a set of processing actions, and produces a specified output. The use of parameters, local storage, and global storage by a program module is given in the following paragraphs. Since registers will be used inside the module (essentially a form of local storage), the first thing that is usually done at entry to a module is to push (save) them on to the stack. This can be done with one instruction (e.g., PSHS Y, X, B, A). After the body of the module is executed, the saved registers are collected, and a subroutine return is performed, at one time, by pulling the program counter from the stack (e.g., PULS A,B,X,Y,PC).
4.2.1.1 Parameters. Parameters may be passed to or from modules either in registers, if they will provide sufficient storage for parameter passage, or on the stack. If parameters are passed on the stack, they are placed there before calling the lower level module. The called module is then written to use local storage inside the stack as needed (e.g., ADDA offset,S). Notice that the required offset consists of the number of bytes pushed (upon entry), plus two from the stacked return address, plus the data offset at the time of the call. This value may be calculated, by hand, by drawing a "stack picture" diagram representing module entry, and assigning convenient mnemonics to these offsets with the assembler. Returned parameters replace those sent to the routine. If more parameters are to be returned on the stack than would normally be sent, space for their return is allocated by the calling routine before the actual call (if four additional bytes are to be returned, the caller would execute LEAS -4,S to acquire the additional storage).
4.2.1.2 Local Storage. Local storage space is acquired from the stack while the present routine is executing and then returned to the stack prior to exit. The act of pushing registers which will be used in later calculations essentially saves those registers in temporary local storage. Additional local storage can easily be acquired from the stack e.g., executing LEAS - 2048,S acquires a buffer area running from the $0, S$ to 2047,S inclusive. Any byte in this area may be accessed directly by any instruction which has an indexed addresing mode. At the end of the routine, the area acquired for local storage is released (e.g., LEAS 2048,S) prior to the final pull. For cleaner programs, local storage should be allocated at entry to the module and released at the exit of the module.
4.2.1.3 Global Storage. The area required for global storage is also most effectively acquired from the stack, probably by the highest level routine in the standard package. Although this is local storage to the highest level routine, it becomes "global" by positioning a register to point at this storage, (sometimes referred to as a stack mark) then establishing the convention that all modules pass that same pointer value when calling lower level modules. In practice, it is convenient to leave this stack mark register unchanged in all modules, especially if global accesses are common. The highest level routine in the standard package would execute the following sequence upon entry (to initialize the global area):

| PSHS | $U$ | higher level mark, if any |
| :--- | :--- | :--- |
| TFR | $S, U$ | new stack mark |
| LEAS | $-17, U$ | allocate global storage |

Note that the $U$ register now defines 17-bytes of locally allocated (permanent) globals (which are $-1, U$ through $-17, \mathrm{U}$ ) as well as other external globals ( $2, \mathrm{U}$ and above) which have been passed on the stack by the routine which called the standard package. Any global may be accessed by any module using exactly the same offset value at any level (e.g., ROL, RAT,U; where RAT EQU - 11 has been defined). Furthermore, the values stacked prior to invoking the standard package may include pointers to data or I/O peripherals. Any indexed operation may be performed indexed indirect through those pointers, which means, for example, that the module need know nothing about the actual hardware configuration, except that (upon entry) the pointer to an I/O register has been placed at a given location on the stack.
4.2.2 POSITION-INDEPENDENT CODE. Position-independent code means that the same machine language code can be placed anywhere in memory and still function correctly. The M6809 has a long relative (16-bit offset) branch mode along with the common MC6800 branches, plus program-counter relative addressing. Program-counter relative addressing uses the program counter like an indexable register, which allows all instructions that reference memory to also reference data relative to the program counter. The M6809 also has load effective address (LEA) instructions which allow the user to point to data in a ROM in a position-independent manner.

An important rule for generating position-independent code is: NEVER USE ABSOLUTE ADDRESSING.

Program-counter relative addressing on the M6809 is a form of indexed addressing that uses the program counter as the base register for a constant-offset indexing operation. However, the M6809 assembler treats the PCR address field differently from that used in other indexed instructions. In PCR addressing, the assembly time location value is subtracted from the (constant) value of the PCR offset. The resulting distance to the desired symbol is the value placed into the machine language object code. During execution, the processor adds the value of the run time PC to the distance to get a position-independent absolute address.

The PCR indexed addressing form can be used to point at any location relative to the program regardless of position in memory. The PCR form of indexed addressing allows access to tables within the program space in a position-independent manner via use of the load effective address instruction.

In a program which is completely position-independent, some absolute locations are usually required, particularly for I/O. If the locations of I/O devices are placed on the stack (as globals) by a small setup routine before the standard package is invoked, all internal modules can do their I/O through that pointer (e.g., STA [ACIAD, U]), allowing the hardware to be easily changed, if desired. Only the single, small, and obvious setup routine need be rewritten for each different hardware configuration.

Global, permanent, and temporary values need to be easily available in a positionindependent manner. Use the stack for this data since the stacked data is directly accessible. Stack the absolute address of I/O devices before calling any standard software package since the package can use the stacked addresses for I/O in any system.

The LEA instructions allow access to tables, data, or immediate values in the text of the program in a position-independent manner as shown in the following example:

| LEAX | MSG1,PCR |
| :--- | :--- |
| LBSR | PDATA |

MSG1
FCC
IPRINT THIS!/

Here we wish to point at a message to be printed from the body of the program. By writing "MSG1, PCR" we signal the assembler to compute the distance between the present address (the address of the LBSR) and MSG1. This result is inserted as a constant into the LEA instruction which will be indexed from the program counter value at the time of execution. Now, no matter where the code is located, when it is executed the computer offset from the program counter will point at MSG1. This code is positionindependent.

It is common to use space in the hardware stack for temporary storage. Space is made for temporary variables from 0,S through TEMP-1, S by decrementing the stack pointer equal to the length of required storage. We could use:

LEAS -TEMP,S.
Not only does this facilitate position-independent code but it is structured and helps reentrancy and recursion.
4.2.3 REENTRANT PROGRAMS. A program that can be executed by several different users sharing the same copy of it in memory is called reentrant. This is important for interrupt driven systems. This method saves considerable memory space, especially with large interrupt routines. Stacks are required for reentrant programs, and the M6809 can support up to four stacks by using the $X$ and $Y$ index registers as stack pointers.

Stacks are simple and convenient mechanisms for generating reentrant programs. Subroutines which use stacks for passing parameters and results can be easily made to be reentrant. Stack accesses use the indexed addressing mode for fast, efficient execution. Stack addressing is quick.

Pure code, or code that is not self-modifying, is mandatory to produce reentrant code. No internal information within the code is subject to modification. Reentrant code never has internal temporary storage, is simpler to debug, can be placed in ROM, and must be interruptable.
4.2.4 RECURSIVE PROGRAMS. A recursive program is one that can call itself. They are quite convenient for parsing mechanisms and certain arithmetic functions such as computing factorials. As with reentrant programming, stacks are very useful for this technique.
4.2.5 LOOPS. The usual structured loops (i.e., REPEAT...UNTIL, WHILE...DO, FOR..., etc.) are available in assembly language in exactly the same way a high-level language compiler could translate the construct for execution on the target machine. Using a FOR...NEXT loop as an example, it is possible to push the loop count, increment value, and termination value on the stack as variables local to that loop. On each pass through the loop, the working register is saved, the loop count picked up, the increment added in, and the result compared to the termination value. Based on this comparison, the loop counter might be updated, the working register recovered and the loop resumed, or the working register recovered and the loop variables de-allocated. Reasonable macros
could make the source form for loop trivial, even in assembly language. Such macros might reduce errors resulting from the use of multiple instructions simply to implement a standard control structure.
4.2.6 STACK PROGRAMMING. Many microprocessor applications require data stored as continguous pieces of information in memory. The data may be temporary, that is, subject to change or it may be permanent. Temporary data will most likely be stored in RAM. Permanent data will most likely be stored in ROM.

It is important to allow the main program as well as subroutines access to this block of data, especially if arguments are to be passed from the main program to the subroutines and vice versa.
4.2.6.1 M6809 Stacking Operations. Stack pointers are markers which point to the stack and its internal contents. Although all four index registers may be used as stack registers, the $S$ (hardware stack pointer) and the $U$ (user stack pointer) are generally preferred because the push and pull instructions apply to these registers. Both are 16-bit indexable registers. The processor uses the $S$ register automatically during interrupts and subroutine calls. The $U$ register is free for any purpose needed. It is not affected by interrupts or subroutine calls implemented by the hardware.

Either stack pointer can be specified as the base address in indexed addressing. One use of the indirect addressing mode uses stack pointers to allow addresses of data to be passed to a subroutine on a stack as arguments to a subroutine. The subroutine can now reference the data with one instruction. High-level language calls that pass arguments by reference are now more efficiently coded. Also, each stack push or pull operation in a program uses a postbyte which specifles any reglster or set of registers to be pushed or pulled from either stack. With this option, the overhead assoclated with subroutine calls in both assembly and high-level language programs is greatly decreased. In fact, with the large number of instructions that use autoincrement and autodecrement, the M6809 can emulate a true stack computer architecture.

Using the $S$ or $U$ stack pointer, the order in which the registers are pushed or pulled is shown in Figure 4-1. Notice that we push "onto" the stack towards decreasing memory locations. The program counter is pushed first. Then the stack pointer is decremented and the "other" stack pointer is pushed onto the stack. Decrementing and storing continues until all the registers requested by the postbyte are pushed onto the stack. The stack pointer points to the top of the stack after the push operation.

The stacking order is specified by the processor. The stacking order is identical to the order used for all hardware and software interrupts. The same order is used even if a subset of the registers is pushed.

Without stacks, most modern block-structured high-level languages would be cumbersome to implement. Subroutine linkage is very important in high-level language generation. Paragraph 4.2.6.2 describes how to use a stack mark pointer for this important task.

Good programming practice dictates the use of the hardware stack for temporary storage. To reserve space, decrement the stack pointer by the amount of storage required with the instruction LEAS - TEMPS, S. This instruction makes space for temporary variables from $0, S$ through TEMPS - 1,S.


Figure 4-1. Stacking Order
4.2.6.2 Subroutine Linkage. In the highest level routine, global variables are sometimes considered to be local. Therefore, global storage is allocated at this point, but access to these same variables requires different offset values depending on subroutine depth. Because subroutine depth changes dynamically, the length may not be known beforehand. This problem is solved by assigning one pointer ( $U$ will be used in the following description, but $X$ or $Y$ could also be used) to "mark" a location on the hardware stack by using the instruction TFR S,U. If the programmer does this immediately prior to allocating global storage, then all variables will then be available at a constant negative offset location from this stack mark. If the stack is marked after the global variables are
allocated, then the global variables are available at a constant positive offset from U . Register $U$ is then called the stack mark pointer. Recall that the hardware stack pointer may be modified by hardware interrupts. For this reason, it is fatal to use data referred to by a negative offset with respect to the hardware stack pointer, $S$.
4.2.6.3 Software Stacks. If more than two stacks are needed, autoincrement and autodecrement mode of addressing can be used to generate additional software stack pointers.

The $X, Y$, and $U$ index registers are quite useful in loops for incrementing and decrementing purposes. The pointer is used for searching tables and also to move data from one area of memory to another (block moves). This autoincrement and autodecrement feature is available in the indexed addressing mode of the M6809 to facilitate such operations.

In autoincrement, the value contained in the index register ( X or $\mathrm{Y}, \mathrm{U}$ or S ) is used as the effective address and then the register is incremented (postincremented). In autodecrement, the index register is first decremented and then used to obtain the effective address (predecremented). Postincrement or predecrement is always performed in this addressing mode. This is equivalent in operation to the push and pull from a stack. This equivalence allows the $X$ and $Y$ index registers to be used as software stack pointers. The indexed addressing mode can also implement an extra level of post indirection. This feature supports parameter and pointer operations.
4.2.7 REAL TIME PROGRAMMING. Real time programming requires special care. Sometimes a peripheral or task demands an immediate response from the processor, other times it can wait. Most real time applications are demanding in terms of processor response.

A common solution is to use the interrupt capability of the processor in solving real time problems. Interrupts mean just that; they request a break in the current sequence of events to solve an asynchronous service request. The system designer must consider all variations of the conditions to be encountered by the system including software interaction with interrupts. As a result, problems due to software design are more common in interrupt implementation code for real time programming than most other situations. Software timeouts, hardware interrupts, and program control interrupts are typically used in solving real time programming problems.

### 4.3 PROGRAM DOCUMENTATION

Common sense dictates that a well documented program is mandatory. Comments are needed to explain each group of instructions since their use is not always obvious from looking at the code. Program boundaries and branch instructions need full clarification. Consider the following points when writing comments: up-to-date, accuracy, completeness, conciseness, and understandability.

Accurate documentation enables you and others to maintain and adapt programs for updating and/or additional use with other programs.

The following program documentation standards are suggested.
A) Each subroutine should have an associated header block containing at least the following elements:

1) A full specification for this subroutine - including associated data structures - such that replacement code could be generated from this description alone.
2) All usage of memory resources must be defined, including:
a) All RAM needed from temorary (local) storage used during execution of this subroutine or called subroutines.
b) All RAM needed for permanent storage (used to transfer values from one execution of the subroutine to future executions).
c) All RAM accessed as global storage (used to transfer values from or to higher-level subroutines).
d) All possible exit-state conditions, if these are to be used by calling routines to test occurrences internal to the subroutine.
B) Code internal to each subroutine should have sufficient associated line comments to help in understanding the code.
C) All code must be non-self-modifying and position-independent.
D) Each subroutine which includes a loop must be separately documented by a flowchart or pseudo high-level language algorithm.
E) Any module or subroutine should be executable starting at the first location and exit at the last location.

### 4.4 INSTRUCTION SET

The complete instruction set for the M6809 is given in Table 4-1.

Table 4-1. Instruction Set

| Instruction | Description |
| :--- | :--- |
| ABX | Add Accumulator B into Index Register X |
| ADC | Add with Carry into Register |
| ADD | Add Memory into Register |
| AND | Logical AND Memory into Register |
| ASL | Arithmetic Shift Left |
| ASR | Arithmetic Shift Right |
| BCC | Branch on Carry Clear |
| BCS | Branch on Carry Set |
| BEQ | Branch on Equal |
| BGE | Branch on Greater Than or Equal to Zero |
| BGT | Branch on Greater |
| BHI | Branch if Higher |
| BHS | Branch if Higher or Same |
| BIT | Bit Test |
| BLE | Branch if Less than or Equal to Zero |

Table 4-1. Instruction Set (Continued)

| Instruction | Description |
| :---: | :---: |
| BLO | Branch on Lower |
| BLS | Branch on Lower or Same |
| BLT | Branch on Less than Zero |
| BMI | Branch on Minus |
| BNE | Branch Not Equal |
| BPL | Branch on Plus |
| BRA | Branch Always |
| BRN | Branch Never |
| BSR | Branch to Subroutine |
| BVC | Branch on Overflow Clear |
| BVS | Branch on Overflow Set |
| CLR | Clear |
| CMP | Compare Memory from a Register |
| COM | Complement |
| CWAI | Clear CC bits and Wait for Interrupt |
| DAA | Decimal Addition Adjust |
| DEC | Decrement |
| EOR | Exclusive OR |
| EXG | Exchange Registers |
| INC | Increment |
| JMP | Jump |
| JSR | Jump to Subroutine |
| LD | Load Register from Memory |
| LEA | Load Effective Address |
| LSL | Logical Shift Left |
| LSR | Logical Shift Right |
| MUL | Multiply |
| NEG | Negate |
| NOP | No Operation |
| OR | Inclusive OR Memory into Register |
| PSH | Push Registers |
| PUL | Pull Registers |
| ROL | Rotate Left |
| ROR | Rotate Right |
| RTI | Return from Interrupt |
| RTS | Return from Subroutine |
| SBC | Subtract with Borrow |
| SEX | Sign Extend |
| ST | Store Register into Memory |
| SUB | Subtract Memory from Register |
| SWI | Software Interrupt |
| SYNC | Synchronize to External Event |
| TFR | Transfer Register to Register |
| TST | Test |

The instruction set can be functionally divided into five categories. They are:
8-Bit Accumulator and Memory Instructions
16-Bit Accumulator and Memory Instructions
Index Register/Stack Pointer Instructions
Branch Instructions
Miscellaneous Instructions
Tables 4-2 through 4-6 are listings of the M6809 instructions and their variations grouped into the five categories listed.

Table 4-2. 8-Bit Accumulator and Memory Instructions

| Instruction | Description |
| :--- | :--- |
| ADCA, ADCB | Add memory to accumulator with carry |
| ADDA, ADDB | Add memory to accumulator |
| ANDA, ANDB | And memory with accumulator |
| ASL, ASLA, ASLB | Arithmetic shift of accumulator or memory left |
| ASR, ASRA, ASRB | Arithmetic shift of accumulator or memory right |
| BITA, BITB | Bit test memory with accumulator |
| CLR, CLRA, CLRB | Clear accumulator or memory location |
| CMPA, CMPB | Compare memory from accumulator |
| COM, COMA, COMB | Complement accumulator or memory location |
| DAA | Decimal adjust A accumulator |
| DEC, DECA, DECB | Decrement accumulator or memory location |
| EORA, EORB | Exclusive or memory with accumulator |
| EXG, R1, R2 | Exchange R1 with R2 (R1, R2 =A, B, CC, DP) |
| INC, INCA, INCB | Increment accumulator or memory location |
| LDA, LDB | Load accumulator from memory |
| LSL, LSLA, LSLB | Logical shift left accumulator or memory location |
| LSR, LSRA, LSRB | Logical shift right accumulator or memory location |
| MUL | Unsigned multiply (A $\times$ B $\rightarrow$ D) |
| NEG, NEGA, NEGB | Negate accumulator or memory |
| ORA, ORB | Or memory with accumulator |
| ROL, ROLA, ROLB | Rotate accumulator or memory left |
| ROR, RORA, RORB | Rotate accumulator or memory right |
| SBCA, SBCB | Subtract memory from accumulator with borrow |
| STA, STB | Store accumulator to memroy |
| SUBA, SUBB | Subtract memory from accumulator |
| TST, TSTA, TSTB | Test accumulator or memory location |
| TFR R1, R2 | Transfer R1 to R2 (R1, R2 =A, B, CC, DP) |

NOTE: A, B, CC, or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 4-3. 16-Bit Accumulator and Memory Instructions

| Instruction | Description |
| :--- | :--- |
| ADDD | Add memory to D accumulator |
| CMPD | Compare memory from D accumulator |
| EXG D, R | Exchange D with $X, Y, S, U$, or PC |
| LDD | Load D accumulator from memory |
| SEX | Sign Extend B accumulator into A accumulator |
| STD | Store D accumulator to memory |
| SUBD | Subtract memory from D accumulator |
| TFR D, R | Transfer D to $X, Y, S, U$, or PC |
| TFR R, D | Transfer $X, Y, S, U$, or PC to $D$ |

NOTE: D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 4.4. Index/Stack Pointer Instructions

| Instruction | Description |
| :--- | :--- |
| CMPS, CMPU | Compare memory from stack pointer |
| CMPX, CMPY | Compare memory from index register |
| EXG R1, R2 | Exchange $D, X, Y, S, U$ or PC with $D, X, Y, S, U$ or PC |
| LEAS, LEAU | Load effective address into stack pointer |
| LEAX, LEAY | Load effective address into index register |
| LDS, LDU | Load stack pointer from memory |
| LDX, LDY | Load index register from memory |
| PSHS | Push $A, B, C C, D P, D, X, Y, U$, or PC onto hardware stack |
| PSHU | Push $A, B, C C, D P, D, X, Y, X$, or PC onto user stack |
| PULS | Pull A, B, CC, DP, D, X, Y, U, or PC from hardware stack |
| PULU | Pull A, B, CC, DP, D, X, Y, S, or PG from hardware stack |
| STS, STU | Store stack pointer to memory |
| STX, STY | Store index register to memory |
| TFR R1, R2 | Transfer $D, X, Y, S, U$, or PC to $D, X, Y, S, U$, or PC |
| ABX | Add B accumulator to X lunsigned) |

Table 4-5. Branch Instructions

| Instruction | Description |
| :---: | :---: |
| SIMPLE BRANCHES |  |
| BEQ, LBEO | Branch if equal |
| BNE, LBNE | Branch if not equal |
| BMI, LBMI | Branch if minus |
| BPL, LBPL | Branch if plus |
| BCS, LBCS | Branch if carry set |
| BCC, LBCC | Branch if carry clear |
| BVS, LBVS | Branch if overflow set |
| BVC, LBVC | Branch if overflow clear |
| SIGNED BRANCHES |  |
| BGT, LBGT | Branch if greater (signed) |
| BVS, LBVS | Branch if invalid twos complement result |
| BGE, LBGE | Branch if greater than or equal (signed) |
| BEQ, LBEQ | Branch if equal |
| BNE, LBNE | Branch if not equal |
| BLE, LBLE | Branch if less than or equal (signed) |
| BVC, LBVC | Branch if valid twos complement result |
| BLT, LBLT | Branch if less than (signed) |
| UNSIGNED BRANCHES |  |
| BHI, LBHI | Branch if higher (unsigned) |
| BCC, LBCC | Branch if higher or same (unsigned) |
| BHS, LBHS | Branch if higher or same (unsigned) |
| BEQ, LBEQ | Branch if equal |
| BNE, LBNE | Branch if not equal |
| BLS, LBLS | Branch if lower or same (unsigned) |
| BCS, LBCS | Branch if lower (unsigned) |
| BLO, LBLO | Branch if lower (unsigned) |
| OTHER BRANCHES |  |
| BSR, LBSR | Branch to subroutine |
| BRA, LBRA | Branch always |
| BRN, LBRN | Branch never |

Table 4.6. Miscellaneous Instructions

| Instruction | Description |
| :--- | :--- |
| ANDC | AND condition code register |
| CWAI | AND condition code register, then wait for interrupt |
| NOP | No operation |
| ORCC | OR condition code register |
| JMP | Jump |
| JSR | Jump to subroutine |
| RTI | Retum from interrupt |
| RTS | Retum from subroutine |
| SWI, SWI2, SWI3 | Software interrupt (absolute indirect) |
| SYNC | Synchronize with interrupt line |

## APPENDIX A INSTRUCTION SET DETAILS

## A. 1 INTRODUCTION

This appendix contains detailed information about each instruction in the MC6809 instruction set. They are arranged in an alphabetical order with the mnemonic heading set in larger type for easy reference.

## A. 2 NOTATION

In the operation description for each instruction, symbols are used to indicate the operation. Table A-1 lists these symbols and their meanings. Abbreviations for the various registers, bits, and bytes are also used. Table A-2 lists these abbreviations and their meanings.

Table A-1. Operation Notation

| Symbol | Meaning |
| :---: | :---: |
| $\leftarrow$ | Is transferred to |
| $\Lambda$ | Boolean AND |
| v | Boolean OR |
| © | Boolean exclusive OR |
| - (Overline) | Boolean NOT |
| : | Concatenation |
| + | Arithmetic plus |
| - | Arithmetic minus |
| $x$ | Arithmetic multiply |

## Table A-2. Register Notation

| Abbreviation | Meaning |
| :---: | :---: |
| ACCA or A | Accumulator A |
| ACCB or B | Accumulator B |
| ACCA:ACCB or D | Double accumulator D |
| ACCX | Either accumulator A or B |
| CCR or CC | Condition code register |
| DPR or DP | Direct page register |
| EA | Effective address |
| IFF | If and only if |
| IX or $X$ | Index register $X$ |
| IY or $Y$ | Index register $Y$ |
| LSN | Least significant nibble |
| M | Memory location |
| MI | Memory immediate |
| MSN | Most significant nibble |
| PC | Program counter |
| R | A register before the operation |
| R' | A register after the operation |
| TEMP | Temporary storage location |
| xxH | Most signifcant byte of any 16-bit register |
| xxL | Least significant byte of any 16 -bit register |
| Sp or S | Hardware Stack pointer |
| Us or U | User Stack pointer |
| P | A memory argument with Immediate, Direct, Extended, and Indexed addressing modes |
| 0 | A read-modify-write argument with Direct, Indexed, and Extended addressing modes |
| () | The data pointed to by the enclosed (16-bit address) |
| dd | 8 -bit branch offset |
| DODD | 16 -bit branch offset |
| * | Immediate value follows |
| \$ | Hexadecimal value follows |
| [ ] | Indirection |
|  | Indicates indexed addressing |

ABX

## Source Form: $A B X$

Operation:
$I X^{\prime} \leftarrow I X+A C C B$
Condition Codes: Not affected.
Description: $\quad$ Add the 8 -bit unsigned value in accumulator $B$ into index register $X$.
Addressing Mode: Inherent

Source Forms: ADCA P; ADCB P
Operation: $\quad R^{\prime}-R+M+C$
Condition Codes: H - Set if a half-carry is generated; cleared otherwise.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
$V$ - Set if an overflow is generated; cleared otherwise.
C - Set if a carry is generated; cleared otherwise.
Description: Adds the contents of the C (carry) bit and the memory byte into an 8 -bit accumulator.

Addressing Modes: Immediate
Extended
Direct
Indexed

## ADD (8-Bit)

Source Forms: ADDA P; ADDB P
Operation:
$R^{\prime}-R+M$
Condition Codes: H - Set if a half-carry is generated; cleared otherwise.
N - Set if the result is negative; cleared otherwise.
$Z$ - Set if the result is zero; cleared otherwise.
V - Set if an overflow is generated; cleared otherwise.
C - Set if a carry is generated; cleared otherwise.
Description: Adds the memory byte into an 8-bit accumulator.
Addressing Modes: Immediate
Extended
Direct
Indexed

## ADD (16-Bit)

Source Forms: ADDD P
Operation:
$R^{\prime}-R+M: M+1$
Condition Codes: H - Not affected.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
V - Set if an overflow is generated; cleared otherwise.
C - Set if a carry is generated; cleared otherwise.
Description: Adds the 16 -bit memory value into the 16 -bit accumulator
Addressing Modes: Immediate
Extended
Direct
Indexed

Source Forms: ANDA P; ANDB P
Operation: $\quad R^{\prime} \leftarrow R \Lambda M$
Condition Codes: H - Not affected.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
V - Always cleared.
C - Not affected.
Description: Performs the logical AND operation between the contents of an accumulator and the contents of memory location $M$ and the result is stored in the accumulator.

Addressing Modes: Immediate
Extended
Direct
Indexed

## AND Logical AND Immediate Memory into Condition Code Register

## Source Form: ANDCC \#xx

Operation: $\quad R^{\prime} \leftarrow R \Lambda M I$
Condition Codes: Affected according to the operation.
Description: Performs a logical AND between the condition code register and the immediate byte specified in the instruction and places the result in the condition code register.

Addressing Mode: Immediate

Source Forms: ASL Q; ASLA; ASLB
Operation:


Condition Codes: H - Undefined
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
$V$ - Loaded with the result of the exclusive OR of bits six and seven of the original operand.
C - Loaded with bit seven of the original operand.
Description: $\quad$ Shifts all bits of the operand one place to the left. Bit zero is loaded with a zero. Bit seven is shifted into the C (carry) bit.

Addressing Modes: Inherent
Extended
Direct
Indexed

Source Forms: ASR Q; ASRA; ASRB
Operation:


Condition Codes: H - Undefined.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
V - Not affected.
C - Loaded with bit zero of the original operand.
Description: Shifts all bits of the operand one place to the right. Bit seven is held constant. Bit zero is shifted into the C (carry) bit.

Addressing Modes: Inherent
Extended
Direct
Indexed

Source Forms: BCC dd; LBCC DDDD
Operation:
TEMP - MI
IFF $C=0$ then $P C^{\prime} \leftarrow P C+T E M P$
Condition Codes: Not affected.
Description: $\quad$ Tests the state of the $C$ (carry) bit and causes a branch if it is clear.
Addressing Mode: Relative
Comments: Equivalent to BHS dd; LBHS DDDD

Source Forms: BCS dd; LBCS DDDD
Operation: $\quad$ TEMP $\leftarrow$ MI
IFF $\mathrm{C}=1$ then $\mathrm{PC}^{\prime} \leftarrow \mathrm{PC}+$ TEMP
Condition Codes: Not affected.
Description: Tests the state of the C (carry) bit and causes a branch if it is set.
Addressing Mode: Relative
Comments: Equivalent to BLO dd; LBLO DDDD

## BEQ

## Branch on Equal

Source Forms: BEQ dd; LBEQ DDDD
Operation: TEMP - MI
IFF $Z=1$ then $P C^{\prime}-P C+$ TEMP
Condition Codes: Not affected.
Description: Tests the state of the $Z$ (zero) bit and causes a branch if it is set. When used after a subtract or compare operation, this instruction will branch if the compared values, signed or unsigned, were exactly the same.

Addressing Mode: Relative

Source Forms: BGE dd; LBGE DDDD
Operation: $\quad$ TEMP $\leftarrow M I$
IFF $[\mathrm{N} \oplus \mathrm{V}]=0$ then $\mathrm{PC}^{\prime} \leftarrow \mathrm{PC}+\mathrm{TEMP}$
Condition Codes: Not affected.
Description: $\quad$ Causes a branch if the $N$ (negative) bit and the $V$ (overflow) bit are either both set or both clear. That is, branch if the sign of a valid twos complement result is, or would be, positive. When used after a subtract or compare operation on twos complement values, this instruction will branch if the register was greater than or equal to the memory operand.

Addressing Mode: Relative

Source Forms: BGT dd; LBGT DDDD
Operation: $\quad$ TEMP $\leftarrow \mathrm{MI}$
IFF $\mathrm{Z} \Lambda[\mathrm{N} \oplus \mathrm{V}]=0$ then $\mathrm{PC}^{\prime} \leftarrow \mathrm{PC}+\mathrm{TEMP}$
Condition Codes: Not affected.
Description: $\quad$ Causes a branch if the N (negative) bit and V (overflow) bit are either both set or both clear and the $Z$ (zero) bit is clear. In other words, branch if the sign of a valid twos complement result is, or would be, positive and not zero. When used after a subtract or compare operation on twos complement values, this instruction will branch if the register was greater than the memory operand.

Addressing Mode: Relative

Source Forms: BHI dd; LBHI DDDD
Operation: $\quad$ TEMP $\leftarrow M I$
IFF $[C \vee Z]=0$ then $P C^{\prime} \leftarrow P C+T E M P$
Condition Codes: Not affected.
Description: Causes a branch if the previous operation caused neither a carry nor a zero result. When used after a subtract or compare operation on unsigned binary values, this instruction will branch if the register was higher than the memory operand.

Addressing Mode: Relative
Comments:
Generally not useful after INC/DEC, LD/TST, and TST/CLR/COM instructions.

## BHS

Source Forms: BHS dd; LBHS DDDD
Operation: $\quad$ TEMP $\leftarrow M I$
IFF $\mathrm{C}=0$ then $\mathrm{PC}^{\prime}-\mathrm{PC}+\mathrm{MI}$
Condition Codes: Not affected.
Description: Tests the state of the $C$ (carry) bit and causes a branch if it is clear. When used after a subtract or compare on unsigned binary values, this instruction will branch if the register was higher than or the same as the memory operand.

Addressing Mode: Relative
Comments: $\quad$ This is a duplicate assembly-language mnemonic for the single machine instruction BCC. Generally not useful after INC/DEC, LD/ST, and TST/CLR/COM instructions.

Source Form: Bit P
Operation: $\quad T E M P \leftarrow R \Lambda M$
Condition Codes: H — Not affected.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
$V$ - Always cleared.
C - Not affected.
Description: Performs the logical AND of the contents of accumulator A or B and the contents of memory location $M$ and modifies the condition codes accordingly. The contents of accumulator A or B and memory location $M$ are not affected.

Addressing Modes: Immediate
Extended
Direct
Indexed

Source Forms: BLE dd; LBLE DDDD
Operation: TEMP-MI
IFF $\mathrm{Z} \vee[\mathrm{N} \oplus \mathrm{V}]=1$ then $\mathrm{PC}^{\prime}-\mathrm{PC}+\mathrm{TEMP}$
Condition Codes: Not affected.
Description: Causes a branch if the exclusive OR of the $N$ (negative) and $V$ (overflow) bits is 1 or if the $Z$ (zero) bit is set. That is, branch if the sign of a valid twos complement result is, or would be, negative. When used after a subtract or compare operation on twos complement values, this instruction will branch if the register was less than or equal to the memory operand.

Addressing Mode: Relative

Source Forms: BLO dd; LBLO DDDD
Operation: TEMP-MI
IFF $\mathrm{C}=1$ then $\mathrm{PC}^{\prime}-\mathrm{PC}+$ TEMP
Condition Codes: Not affected.
Description: Tests the state of the C (carry) bit and causes a branch if it is set. When used after a subtract or compare on unsigned binary values, this Instruction will branch if the register was lower than the memory operand.

Addressing Mode: Relative
Comments: $\quad$ This is a duplicate assembly-language mnemonic for the single machine instruction BCS. Generally not useful after INCIDEC, LD/ST, and TST/CLR/COM instructions.

Source Forms: BLS dd; LBLS DDDD
Operation: $\quad$ TEMP $\leftarrow$ MI
IFF $(C \vee Z)=1$ then $P C^{\prime} \leftarrow P C+$ TEMP
Condition Codes: Not affected.
Description: Causes a branch if the previous operation caused either a carry or a zero result. When used after a subtract or compare operation on unsigned binary values, this instruction will branch if the register was lower than or the same as the memory operand.

Addressing Mode: Relative
Comments: Generally not useful after INC/DEC, LD/ST, and TST/CLR/COM instructions.

## BLT

Source Forms: BLT dd; LBLT DDDD
Operation: TEMP—MI
IFF $[\mathrm{N} \oplus \mathrm{V}]=1$ then $\mathrm{PC}-\mathrm{PC}+\mathrm{TEMP}$
Condition Codes: Not affected.
Description: Causes a branch if either, but not both, of the N (negative) or V (overflow) bits is set. That is, branch if the sign of a valid twos complement result is, or would be, negative. When used after a subtract or compare operation on twos complement binary values, this instruction will branch if the register was less than the memory operand.

Addressing Mode: Relative

Source Forms: BMI dd; LBMI DDDD
Operation: $\quad$ TEMP $\leftarrow M I$
IFF $N=1$ then $P C^{\prime}-P C+T E M P$
Condition Codes: Not affected.
Description: Tests the state of the $\mathbf{N}$ (negative) bit and causes a branch if set. That is, branch if the sign of the twos complement result is negative.

Addressing Mode: Relative
Comments: When used after an operation on signed binary values, this instruction will branch if the result is minus. It is generally preferred to use the LBLT instruction after signed operations.

Source Forms: BNE dd; LBNE DDDD
Operation: $\quad$ TEMP -MI
IFF $Z=0$ then $P C^{\prime}-P C+T E M P$
Condition Codes: Not affected.
Description: $\quad$ Tests the state of the $Z$ (zero) bit and causes a branch if it is clear. When used after a subtract or compare operation on any binary values, this instruction will branch if the register is, or would be, not equal to the memory operand.

Addressing Mode: Relative

Source Forms: BPL dd; LBPL DDDD
Operation: $\quad$ TEMP $\leftarrow \mathrm{MI}$
IFF $N=0$ then $\mathrm{PC}^{\prime}-\mathrm{PC}+$ TEMP
Condition Codes: Not affected.
Description: Tests the state of the $N$ (negative) bit and causes a branch if it is clear. That is, branch if the sign of the twos complement result is positive.

Addressing Mode: Relative
Comments: When used after an operation on signed binary values, this instruction will branch if the result (possibly invalid) is positive. It is generally preferred to use the BGE instruction after signed operations.

Source Forms: BRA dd; LBRA DDDD<br>Operation: $\quad$ TEMP $\leftarrow M I$<br>$P C^{\prime} \leftarrow P C+T E M P$<br>Condition Codes: Not affected.<br>Description: Causes an unconditional branch.<br>Addressing Mode: Relative

Source Forms: BRN dd; LBRN DDDD
Operation: TEMP—MI
Condition Codes: Not affected.
Description: Does not cause a branch. This instruction is essentially a no operation, but has a bit pattern logically related to branch always.

Addressing Mode: Relative
Source Forms: BSR dd; LBSR DDDD
Operation: $\quad$ TEMP -MI
$S P^{\prime}-S P-1,(S P)-P C L$
$S P^{\prime}-S P-1,(S P)-P C H$
$P C^{\prime}-P C+T E M P$

Condition Codes: Not affected.
Descriptlon: The program counter is pushed onto the stack. The program counter is then loaded with the sum of the program counter and the offset.

Addressing Mode: Relative
Comments:
A return from subroutine (RTS) instruction is used to reverse this process and must be the last instruction executed in a subroutine.

## BVC

## Branch on Overflow Clear

## Source Forms: BVC dd; LBVC DDDD

Operation: $\quad$ TEMP $-M I$
IFF $V=0$ then $P C^{\prime}-P C+T E M P$
Condition Codes: Not affected.
Description: Tests the state of the V (overflow) bit and causes a branch if it is clear. That is, branch if the twos complement result was valid. When used after an operation on twos complement binary values, this instruction will branch if there was no overflow.

Addressing Mode: Relative

Source Forms: BVS dd; LBVS DDDD
Operation: TEMP - MI
IFF $V=1$ then $P C^{\prime}-P C+T E M P$
Condition Codes: Not affected.
Description: Tests the state of the $V$ (overflow) bit and causes a branch if it is set. That is, branch if the twos complement result was invalid. When used after an operation on twos complement binary values, this instruction will branch if there was an overflow.

Addressing Mode: Relative

| Source Form: | CLR Q |
| :--- | :--- |
| Operation: | TEMP—M |
|  | M—0016 |
| Condition Codes: | H - Not affected. |
|  | N - Always cleared. |
|  | Z Always set. |
|  | V - Always cleared. |
|  | C Always cleared. |

Description: $\quad$ Accumulator $A$ or $B$ or memory location $M$ is loaded with 00000000 . Note that the EA is read during this operation.

Addressing Modes: Inherent
Extended
Direct
Indexed

## CMP (8-Bit)

Source Forms: CMPA P; CMPB P
Operation: $\quad$ TEMP $-R-M$
Condition Codes: H - Undefined.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
V - Set if an overflow is generated; cleared otherwise.
C - Set if a borrow is generated; cleared otherwise.
Description: Compares the contents of memory location to the contents of the specified register and sets the appropriate condition codes. Neither memory location M nor the specified register is modified. The carry flag represents a borrow and is set to the inverse of the resulting binary carry.

Addressing Modes: Immediate
Extended
Direct
Indexed

## CMP (16-Bit) compare Memory tom Register CMP (16-Bit)

Source Forms: CMPD P; CMPX P; CMPY P; CMPU P; CMPS P
Operation: $\quad T E M P \leftarrow R-M: M+1$
Condition Codes: H - Not affected.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
$V$ - Set if an overflow is generated; cleared otherwise.
C - Set if a borrow is generated; cleared otherwise.
Description: Compares the 16-bit contents of the concatenated memory locations $M: M+1$ to the contents of the specified register and sets the appropriate condition codes. Neither the memory locations nor the specified register is modified unless autoincrement or autodecrement are used. The carry flag represents a borrow and is set to the inverse of the resulting binary carry.

Addressing Modes: Immediate
Extended
Direct
Indexed

## Source Forms: COM Q; COMA; COMB

Operation: $\quad M^{\prime} \leftarrow O+\bar{M}$
Condition Codes: H - Not affected.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
V - Always cleared.
C - Always set.
Description: $\quad$ Replaces the contents of memory location $M$ or accumulator $A$ or $B$ with its logical complement. When operating on unsigned values, only BEQ and BNE branches can be expected to behave properly following a COM instruction. When operating on twos complement values, all signed branches are available.

Addressing Modes: Inherent
Extended
Direct
Indexed

Source Form:

CWAI \#\$XX

| E | F | H | I | N | Z | V | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation:
CCR-CCR $\Lambda$ MI (Possibly clear masks)
Set $E$ (entire state saved)
$S P^{\prime} \leftarrow S P-1,(S P)-P C L$
$S P^{\prime}-S P-1,(S P)-P C H$
$S P^{\prime} \leftarrow S P-1,(S P) \leftarrow U S L$
$S P^{\prime}-S P-1,(S P)-U S H$
$S P^{\prime}-S P-1,(S P) \leftarrow I Y L$
$S P^{\prime}-S P-1,(S P) \leftarrow I Y H$
$S P^{\prime}-S P-1,(S P) \leftarrow I X L$
$S P^{\prime}-S P-1,(S P)-I X H$
$S P^{\prime}-S P-1,(S P) \leftarrow D P R$
$S P^{\prime}-S P-1,(S P)-A C C B$
$S P^{\prime}-S P-1,(S P)-A C C A$
$S P^{\prime}-S P-1,(S P) \leftarrow C C R$
Condition Codes: Affected according to the operation.
Description: This instruction ANDs an immediate byte with the condition code register which may clear the interrupt mask bits I and F, stacks the entire machine state on the hardware stack and then looks for an interrupt. When a non-masked interrupt occurs, no further machine state information need be saved before vectoring to the interrupt handling routine. This instruction replaced the MC6800 CLI WAI sequence, but does not place the buses in a high-impedance state. A FIRQ (fast interrupt request) may enter its interrupt handler with its entire machine state saved. The RTI (return from interrupt) instruction will automatically return the entire machine state after testing the $E$ (entire) bit of the recovered condition code register.

Addressing Mode: Immediate
Comments: The following immediate values will have the following results:
FF = enable neither
$E F=$ enable $\overline{\mathrm{TRQ}}$
$B F=$ enable $\overline{F I R Q}$
$\mathrm{AF}=$ enable both

Source Form: DAA
Operation: $\quad$ ACCA' $\leftarrow A C C A+C F(M S N): C F(L S N)$
where CF is a Correction Factor, as follows: the CF for each nibble (BCD) digit is determined separately, and is either 6 or 0.
Least Significant Nibble
$C F(L S N)=6$ IFF 1) $C=1$
or 2) LSN $>9$
Most Significant Nibble
$C F(M S N)=6$ IFF 1) $C=1$
or 2) $M S N>9$
or 3) MSN $>8$ and LSN $>9$
Condition Codes: H - Not affected.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
V - Undefined.
C - Set if a carry is generated or if the carry bit was set before the operation; cleared otherwise.

Description: The sequence of a single-byte add instruction on accumulator $A$ (either ADDA or ADCA) and a following decimal addition adjust instruction results in a BCD addition with an appropriate carry bit. Both values to be added must be in proper BCD form (each nibble such that: $0 \leq$ nibble $\leq 9$ ). Multiple-precision addition must add the carry generated by this decimal addition adjust into the next higher digit during the add operation (ADCA) immediately prior to the next decimal addition adjust.

Addressing Mode: Inherent

Source Forms: DEC Q; DECA; DECB
Operation: $\quad M^{\prime} \leftarrow M-1$
Condition Codes: H - Not affected.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
V - Set if the original operand was 10000000; cleared otherwise.
C - Not affected.
Description: Subtract one from the operand. The carry bit is not affected, thus allowing this instruction to be used as a loop counter in multipleprecision computations. When operating on unsigned values, only BEQ and BNE branches can be expected to behave consistently. When operating on twos complement values, all signed branches are available.

Addressing Modes: Inherent
Extended
Direct
Indexed

## EOR

Source Forms: EORA P; EORB P
Operation: $\quad R^{\prime} \leftarrow R \oplus M$
Condition Codes: H - Not affected.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
V - Always cleared.
C - Not affected.
Description: The contents of memory location $M$ is exclusive ORed into an 8-bit register.

Addressing Modes: Immediate
Extended
Direct
Indexed

Source Form: EXG R1,R2
Operation: $\quad \mathrm{R} 1 \rightarrow \mathrm{R} 2$
Condition Codes: Not affected (unless one of the registers is the condition code register).

Description: Exchanges data between two designated registers. Bits 3-0 of the postbyte define one register, while bits 7-4 define the other, as follows:

| $0000=A: B$ | $1000=A$ |
| :--- | :--- |
| $0001=X$ | $1001=B$ |
| $0010=Y$ | $1010=$ CCR |
| $0011=$ US | $1011=$ DPR |
| $0100=$ SP | $1100=$ Undefined |
| $0101=P C$ | $1101=$ Undefined |
| $0110=$ Undefined | $1110=$ Undefined |
| $0111=$ Undefined | $1111=$ Undefined |

Only like size registers may be exchanged. (8-bit with 8 -bit or 16 -bit with 16-bit.)

Addressing Mode: Immediate

Source Forms: INC Q; INCA; INCB
Operation: $\quad M^{\prime} \leftarrow M+1$
Condition Codes: H - Not affected.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
$V$ — Set if the original operand was 01111111; cleared otherwise.
C - Not affected.
Description: Adds to the operand. The carry bit is not affected, thus allowing this instruction to be used as a loop counter in multiple-precision computations. When operating on unsigned values, only the BEQ and BNE branches can be expected to behave consistently. When operating on twos complement values, all signed branches are correctly available.

Addressing Modes: Inherent
Extended
Direct
Indexed

Jump

## Source Form: JMP EA

Operation: $\quad P^{\prime} \leftarrow E A$
Condition Codes: Not affected.
Description: Program control is transferred to the effective address.
Addressing Modes: Extended
Direct
Indexed

Source Form: JSR EA
Operation: $\quad S P^{\prime} \leftarrow S P-1,(S P) \leftarrow P C L$
$S P^{\prime} \leftarrow S P-1,(S P) \leftarrow P C H$
$\mathrm{PC}^{\prime} \leftarrow E A$
Condition Codes: Not affected.
Description: Program control is transferred to the effective address after storing the return address on the hardware stack. A RTS instruction should be the last executed instruction of the subroutine.

Addressing Modes: Extended
Direct
Indexed

## LD (8-Bit)

Source Forms: LDA P; LDB P
Operation: $\quad R^{\prime} \leftarrow M$
Condition Codes: H - Not affected.
N - Set if the loaded data is negative; cleared otherwise.
Z - Set if the loaded data is zero; cleared otherwise.
V - Always cleared.
C - Not affected.
Description: Loads the contents of memory location $M$ into the designated register.

Addressing Modes: Immediate
Extended
Direct
Indexed

## Source Forms: LDD P; LDX P: LDY P; LDS P; LDU P

Operation:
$R^{\prime} \leftarrow M: M+1$
Condition Codes: H - Not affected.
N - Set if the loaded data is negative; cleared otheriwse.
Z - Set if the loaded data is zero; cleared otherwise.
V - Always cleared.
C - Not affected.
Description: Load the contents of the memory location $M: M+1$ into the designated 16 -bit register.

Addressing Modes: Immediate
Extended
Direct
Indexed

Source Forms: LEAX, LEAY, LEAS, LEAU
Operation: $\quad R^{\prime}-E A$
Condition Codes: H - Not affected.
N - Not affected.
Z - LEAX, LEAY: Set if the result is zero; cleared otherwise. LEAS, LEAU: Not affected.
V — Not affected.
C - Not affected.
Description: Calculates the effective address from the indexed addressing mode and places the address in an indexable register.

LEAX and LEAY affect the $Z$ (zero) bit to allow use of these registers as counters and for MC6800 INXIDEX compatibility.

LEAU and LEAS do not affect the $Z$ bit to allow cleaning up the stack while returning the $Z$ bit as a parameter to a calling routine, and also for MC6800 INSIDES compatibility.

Addressing Mode: Indexed
Comments: Due to the order in which effective addresses are calculated internally, the LEAX, $X++$ and LEAX, $X+$ do not add 2 and 1 (respective$l y$ ) to the $X$ register; but instead leave the $X$ register unchanged. This also applies to the $Y, U$, and $S$ registers. For the expected results, use the faster instruction LEAX 2, $X$ and LEAX $1, X$.

Some examples of LEA instruction uses are given in the following table.

| Instruction |  | Operation | Comment |
| :--- | ---: | :--- | :--- |
| LEAX | $10, X$ | $X+10-X$ | Adds 5-bit constant 10 to $X$ |
| LEAX | $500, X$ | $X+500-X$ | Adds 16-bit constant 500 to $X$ |
| LEAY | A, $Y$ | $Y+A-Y$ | Adds 8-bit accumulator to $Y$ |
| LEAY | $D, Y$ | $Y+D-Y$ | Adds 16-bit D accumulator to $Y$ |
| LEAU | $-10, U$ | $U-10-U$ | Subtracts 10 from $U$ |
| LEAS | $-10, S$ | $-S-10-S$ | Used to reserve area on stack |
| LEAS | $10, S$ | $S+10-S$ | Used to 'clean up' stack |
| LEAX | $5, S$ | $S+5-X$ | Transfers as well as adds |

Source Forms: LSL Q; LSLA; LSLB
Operation:


Condition Codes: H - Undefined.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
$V$ - Loaded with the result of the exclusive OR of bits six and seven of the original operand.
C - Loaded with bit seven of the original operand.
Description: Shifts all bits of accumulator A or B or memory location $M$ one place to the left. Bit zero is loaded with a zero. Bit seven of accumulator A or $B$ or memory location $M$ is shifted into the $C$ (carry) bit.

Addressing Modes: Inherent
Extended
Direct
Indexed
Comments: This is a duplicate assembly-language mnemonic for the single machine instruction ASL.

## LSR

## Logical Shift Right

Source Forms: LSR Q; LSRA; LSRB
Operation:


Condition Codes: H - Not affected.
N - Always cleared.
Z - Set if the result is zero; cleared otherwise.
V - Not affected.
C - Loaded with bit zero of the original operand.
Description: Performs a logical shift right on the operand. Shifts a zero into bit seven and bit zero into the C (carry) bit.

Addressing Modes: Inherent Extended
Direct
Indexed

Source Form: MUL
Operation: $\quad A C C A^{\prime}: A C C B^{\prime}-A C C A \times A C C B$
Condition Codes: H - Not affected.
N - Not affected.
Z - Set if the result is zero; cleared otherwise.
$V$ - Not affected.
$C$ - Set if ACCB bit 7 of result is set; cleared otherwise.
Description: Multiply the unsigned binary numbers in the accumulators and place the result in both accumulators (ACCA contains the mostsignificant byte of the result). Unsigned multiply allows multipleprecision operations.

Addressing Mode: Inherent
Comments:
The C (carry) bit allows rounding the most-significant byte through the sequence: MUL, ADCA \#0.

Source Forms: NEG Q; NEGA; NEGB
Operation: $\quad M^{\prime} \leftarrow 0-M$
Condition Codes: H - Undefined.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
V - Set if the original operand was 10000000.
C - Set if a borrow is generated; cleared otherwise.
Description: Replaces the operand with its twos complement. The C (carry) bit represents a borrow and is set to the inverse of the resulting binary carry. Note that 8016 is replaced by itself and only in this case is the V (overflow) bit set. The value 0016 is also replaced by itself, and only in this case is the $C$ (carry) bit cleared.

Addressing Modes: Inherent
Extended
Direct

Source Form: NOP
Operation: Not affected.
Condition Codes: This instruction causes only the program counter to be incremented. No other registers or memory locations are affected.

Addressing Mode: Inherent

Source Forms: ORA P; ORB P
Operation: $\quad R^{\prime}-R \vee M$
Condition Codes: H - Not affected.
N - Set if the result is negative; cleared otherwise.
$Z$ - Set if the result is zero; cleared otherwise.
V - Always cleared.
C - Not affected.
Description: Performs an inclusive OR operation between the contents of accumulator $A$ or $B$ and the contents of memory location $M$ and the result is stored in accumulator A or B .

Addressing Modes: Immediate
Extended
Direct
Indexed

Source Form: ORCC \#XX
Operation: $\quad R^{\prime} \leftarrow R$ v MI
Condition Codes: Affected according to the operation.
Description: Performs an inclusive OR operation between the contents of the condition code registers and the immediate value, and the result is placed in the condition code register. This instruction may be used to set interrupt masks (disable interrupts) or any other bit(s).

Addressing Mode: Immediate

Source Form: PSHS register list
PSHS \#LABEL
Postbyte:

| b7 | b6 | b5 | b4 | b3 | b2 |  |  | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PC | U | Y | X | DP | B | A | A | CC |
|  |  | us | or | r- |  |  |  |  |

Operation:
IFF b7 of postbyte set, then: $S P^{\prime} \leftarrow S P-1,(S P)-P C L$

$$
S P^{\prime} \leftarrow S P-1,(S P)-P C H
$$

IFF b6 of postbyte set, then: $S P \prime \leftarrow S P-1,(S P) \leftarrow U S L$ $S P^{\prime} \leftarrow S P-1,(S P) \leftarrow U S H$
IFF b5 of postbyte set, then: $S P^{\prime} \leftarrow S P-1,(S P) \leftarrow I Y L$ $S P^{\prime}-S P-1,(S P) \leftarrow I Y H$
IFF b4 of postbyte set, then: $S P^{\prime} \leftarrow S P-1,(S P) \leftarrow I X L$ $S P^{\prime}-S P-1,(S P)-I X H$
IFF b3 of postbyte set, then: SP' $-S P-1,(S P) \leftarrow D P R$
IFF b2 of postbyte set, then: $S P^{\prime} \leftarrow S P-1,(S P) \leftarrow A C C B$
IFF b1 of postbyte set, then: $S P^{\prime} \leftarrow S P-1,(S P) \leftarrow A C C A$
IFF b0 of postbyte set, then: $S P^{\prime} \leftarrow S P-1,(S P)-C C R$
Condition Codes: Not affected.
Description: All, some, or none of the processor registers are pushed onto the hardware stack (with the exception of the hardware stack pointer itself).

Addressing Mode: Immediate
Comments: A single register may be placed on the stack with the condition codes set by doing an autodecrement store onto the stack (example: STX , - - S).

Source Form: PSHU register list
PSHU \#LABEL
Postbyte:


Operation:
IFF b7 of postbyte set, then: $U S^{\prime} \leftarrow U S-1,(U S) \leftarrow P C L$ US' $-U S-1$, (US) -PCH
IFF b6 of postbyte set, then: US' $-U S-1$, (US) $-S P L$ US' $-U S-1$, (US) $-S P H$
IFF b5 of postbyte set, then: US' $-U S-1$, (US) $\leftarrow I Y L$ US' - US - 1, (US) $\leftarrow I Y H$
IFF b4 of postbyte set, then: US' - US - 1, (US) $-I X L$ US'-US - 1, (US) $-1 X H$
IFF b3 of postbyte set, then: US'ーUS-1, (US) - DPR
IFF b2 of postbyte set, then: US' $-U S-1$, (US) $-A C C B$
IFF b1 of postbyte set, then: US' $-U S-1$, (US) $-A C C A$
IFF bO of postbyte set, then: US' - US - 1, (US) - CCR
Condition Codes: Not affected.
Description: All, some, or none of the processor registers are pushed onto the user stack (with the exception of the user stack pointer itself).

Addressing Mode: Immediate
Comments: A single register may be placed on the stack with the condition codes set by doing an autodecrement store onto the stack (example: STX , - - U).

## PULS

Source Form: PULS register list
PULS \#LABEL
Postbyte:

|  |  | Y | X | DP | B | A | bo |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PC | U | Y | X | DP | B | A | CC |

Operation: $\quad$ IFF b0 of postbyte set, then: $C C^{\prime} \leftarrow(S P), S P^{\prime} \leftarrow S P+1$ IFF b1 of postbyte set, then: $A C C A^{\prime} \leftarrow(S P), S P^{\prime} \leftarrow S P+1$ IFF b2 of postbyte set, then: $A C C B^{\prime}-(S P), S P^{\prime} \leftarrow S P+1$ IFF b3 of postbyte set, then: DPR' $\leftarrow(S P), S P^{\prime} \leftarrow S P+1$ IFF b4 of postbyte set, then: $1 X H^{\prime} \quad \leftarrow(S P), S P^{\prime} \leftarrow S P+1$
$I X L^{\prime} \quad \leftarrow(S P), S P^{\prime}-S P+1$
IFF b5 of postbyte set, then: $1 \mathrm{YH}^{\prime} \leftarrow(S P), S P^{\prime} \leftarrow S P+1$
$I Y L^{\prime}-(S P), S P^{\prime}-S P+1$
IFF b6 of postbyte set, then: $\mathrm{USH}^{\prime} \leftarrow(S P), \mathrm{SP}^{\prime} \leftarrow \mathrm{SP}+1$
USL' $-(S P), S P^{\prime}-S P+1$
IFF b7 of postbyte set, then: $\mathrm{PCH}^{\prime} \leftarrow(S P), S P^{\prime}-S P+1$
$P C L^{\prime} \leftarrow(S P), S P^{\prime} \leftarrow S P+1$
Condition Codes: May be pulled from stack; not affected otherwise.
Description: All, some, or none of the processor registers are pulled from the hardware stack (with the exception of the hardware stack pointer itself).

Addressing Mode: Immediate
Comments:
A single register may be pulled from the stack with condition codes set by doing an autoincrement load from the stack (example: LDX ,S + + ).

Source Form: PULU register list
PULU \#LABEL
Postbyte:

| b7 | b6 | b5 | b4 | b3 | b2 | b |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PC | U | Y | X | DP | B |  |  | CC |
| $\leftarrow-----$ pull order |  |  |  |  |  |  |  |  |

Operation:
IFF b0 of postbyte set, then: CCR' $^{\prime} \leftarrow(U S), U S^{\prime} \leftarrow U S+1$
IFF b1 of postbyte set, then: ACCA' $\leftarrow(U S), U S^{\prime} \leftarrow U S+1$
IFF b2 of postbyte set, then: ACCB $-(U S), U S^{\prime} \leftarrow U S+1$
IFF b3 of postbyte set, then: DPR' $-(U S), U S^{\prime} \leftarrow U S+1$
IFF b4 of postbyte set, then: IXH' $\leftarrow(U S), U S ' \leftarrow U S+1$
$I X L^{\prime} \quad \leftarrow(U S), U S ' \leftarrow U S+1$
IFF b5 of postbyte set, then: $\mathrm{IYH}^{\prime} \quad \leftarrow(\mathrm{US}), \mathrm{US}$ ' $-\mathrm{US}+1$
IYL' -(US), US'-US + 1
IFF b6 of postbyte set, then: SPH' $-(U S), U S ' \leftarrow U S+1$
SPL' $-(U S), U S ' \leftarrow U S+1$
IFF b7 of postbyte set, then: $\mathrm{PCH} \leftarrow(U S)$, US' $-U S+1$
PCL' $-(U S), U S ' \leftarrow U S+1$
Condition Codes: May be pulled from stack; not affected otherwise.
Description: All, some, or none of the processor registers are pulled from the user stack (with the exception of the user stack pointer itself).

Addressing Mode: Immediate
Comments: A single register may be pulled from the stack with condition codes set by doing an autoincrement load from the stack (example: LDX , $\mathrm{U}+\mathrm{+}$ ).

Source Forms: ROL Q; ROLA; ROLB
Operation:


Condition Codes: H - Not affected.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
$V$ - Loaded with the result of the exclusive OR of bits six and seven of the original operand.
C - Loaded with bit seven of the original operand.
Description:
Rotates all bits of the operand one place left through the $C$ (carry) bit. This is a 9-bit rotation.

Addressing Mode: Inherent
Extended
Direct
Indexed

## Rotate Right

ROR

Source Forms: ROR Q; RORA; RORB
Operation:


Condition Codes: H - Not affected.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
V - Not affected.
C - Loaded with bit zero of the previous operand.
Description:
Rotates all bits of the operand one place right through the $C$ (carry) bit. This is a 9-bit rotation.

Addressing Modes: Inherent
Extended
Direct
Indexed

## Source Form:

RTI
Operation: $\quad C C R^{\prime} \leftarrow(S P), S P^{\prime} \leftarrow S P+1$, then

| IFF CCR bit E is set, then: |  |
| :---: | :---: |

IFF CCR bit E is clear, then: $\mathrm{PCH}^{\prime} \leftarrow(\mathrm{SP}), \mathrm{SP}{ }^{\prime} \leftarrow \mathrm{SP}+1$
$P L^{\prime} \leftarrow(S P), S P^{\prime} \leftarrow S P+1$
Condition Codes: Recovered from the stack.
Description: The saved machine state is recovered from the hardware stack and control is returned to the interrupted program. If the recovered $E$ (entire) bit is clear, it indicates that only a subset of the machine state was saved (return address and condition codes) and only that subset is recovered.

Addressing Mode: Inherent
Source Form: RTS
Operation: $\quad P C H^{\prime} \leftarrow(S P), S P^{\prime} \leftarrow S P+1$
$P C L^{\prime} \leftarrow(S P), S P^{\prime} \leftarrow S P+1$
Condition Codes: Not affected.
Description: Program control is returned from the subroutine to the calling pro- gram. The return address is pulled from the stack.
Addressing Mode: Inherent

Source Forms: SBCA P; SBCB P
Operation: $\quad R^{\prime}-R-M-C$
Condition Codes: H - Undefined.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
$V$ - Set if an overflow is generated; cleared otherwise.
C - Set if a borrow is generated; cleared otherwise.
Description: Subtracts the contents of memory location $M$ and the borrow (in the $C$ (carry) bit) from the contents of the designated 8 -bit register, and places the result in that register. The $C$ bit represents a borrow and is set to the inverse of the resulting binary carry.

Addressing Modes: Immediate
Extended
Direct
Indexed

Source Form: SEX
Operation: If bit seven of ACCB is set then ACCA' $-\mathrm{FF}_{16}$ else $A C C A^{\prime}-0016$

Condition Codes: H - Not affected.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
$V$ - Not affected.
C - Not affected.
Description: This instruction transforms a twos complement 8-bit value in accumulator $B$ into a twos complement 16 -bit value in the $D$ accumulator.

Addressing Mode: Inherent

Source Forms: STA P; STB P
Operation: $\quad M^{\prime} \leftarrow R$
Condition Codes: H - Not affected.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
V - Always cleared.
C - Not affected.
Description: Writes the contents of an 8-bit register into a memory location.
Addressing Modes: Extended
Direct
Indexed

## ST (16-Bit)

| Source Forms: | STD P; STX P; STY P; STS P; STU P |
| :--- | :--- |
| Operation: | $M^{\prime}: M+1^{\prime} \leftarrow R$ |
| Condition Codes: | H — Not affected. |
|  | N — Set if the result is negative; cleared otherwise. |
|  | Z — Set if the result is zero; cleared otherwise. |
|  | V - Always cleared. |
|  | C - Not affected. |

Description: Writes the contents of a 16-bit register into two consecutive memory locations.

Addressing Modes: Extended
Direct
Indexed

Source Forms: SUBA P; SUBB P
Operation: $\quad R^{\prime} \leftarrow R-M$
Condition Codes: H - Undefined.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
$V$ - Set if the overflow is generated; cleared otherwise.
C - Set if a borrow is generated; cleared otherwise.
Description: Subtracts the value in memory location $M$ from the contents of a designated 8 -bit register. The $C$ (carry) bit represents a borrow and is set to the inverse of the resulting binary carry.

Addressing Modes: Immediate
Extended
Direct
Indexed

## SUB (16-Bit) subrract memon trom Registor SUB (16-Bit)

Source Forms: SUBD P
Operation: $\quad R^{\prime}-R-M: M+1$
Condition Codes: H - Not affected.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
V - Set if the overflow is generated; cleared otherwise.
C - Set if a borrow is generated; cleared otherwise.
Description: $\quad$ Subtracts the value in memory location $M: M+1$ from the contents of a designated 16 -bit register. The $C$ (carry) bit represents a borrow and is set to the inverse of the resulting binary carry.

Addressing Modes: Immediate
Extended
Direct
Indexed

## Source Form: SWI

Operation: Set E (entire state will be saved)
$S P^{\prime}-S P-1,(S P) \leftarrow P C L$
$S P^{\prime} \leftarrow S P-1,(S P) \leftarrow P C H$
$S P^{\prime} \leftarrow S P-1,(S P) \leftarrow U S L$
$S P^{\prime} \leftarrow S P-1,(S P) \leftarrow U S H$
$S P^{\prime} \leftarrow S P-1,(S P) \leftarrow I Y L$
$S P^{\prime} \leftarrow S P-1,(S P)-i Y H$
$S P^{\prime} \leftarrow S P-1,(S P) \leftarrow i X L$
$S P^{\prime} \leftarrow S P-1,(S P)-I X H$
$S P^{\prime}-S P-1,(S P) \leftarrow D P R$
$S P^{\prime}-S P-1,(S P)-A C C B$
$S P^{\prime}-S P-1,(S P)-A C C A$
$S P^{\prime}-S P-1,(S P)-C C R$
Set I, F (mask interrupts)
PC' $\leftarrow(F F F A):(F F F B)$
Condition Codes: Not affected.
Description:
All of the processor registers are pushed onto the hardware stack (with the exception of the hardware stack pointer itself), and control is transferred through the software interrupt vector. Both the normal and fast interrupts are masked (disabled).

Addressing Mode: Inherent

Source Form: SWI2
Operation: Set E (entire state saved)
$S P^{\prime}-S P-1,(S P)-P C L$
$S P^{\prime}-S P-1,(S P) \leftarrow P C H$
$S P^{\prime}-S P-1,(S P)-U S L$
$S P^{\prime}-S P-1,(S P) \leftarrow U S H$
$S P^{\prime}-S P-1,(S P(-I Y L$
$S P^{\prime}-S P-1,(S P)-I Y H$
$S P^{\prime}-S P-1,(S P) \leftarrow I X L$
$S P^{\prime}-S P-1,(S P)-I X H$
$S P^{\prime}-S P-1,(S P) \leftarrow D P R$
$S P^{\prime} \leftarrow S P-1,(S P)-A C C B$
$S P^{\prime}-S P-1,(S P)-A C C A$
$S P^{\prime}-S P-1,(S P) \leftarrow C C R$
$\mathrm{PC}^{\prime} \leftarrow$ (FFF4):(FFF5)
Condition Codes: Not affected.
Description: All of the processor registers are pushed onto the hardware stack (with the exception of the hardware stack pointer itself), and control is transferred through the software interrupt 2 vector. This interrupt is available to the end user and must not be used in packaged software. This interrupt does not mask (disable) the normal and fast interrupts.

Addressing Mode: Inherent

Source Form: SWI 3
Operation: $\quad$ Set E (entire state will be saved)
$S P^{\prime} \leftarrow S P-1,(S P)-P C L$
$S P^{\prime} \leftarrow S P-1,(S P) \leftarrow P C H$
$S P^{\prime} \leftarrow S P-1,(S P)-U S L$
$S P^{\prime} \leftarrow S P-1,(S P)-U S H$
$S P^{\prime}-S P-1,(S P) \leftarrow I Y L$
$S P^{\prime} \leftarrow S P-1,(S P) \leftarrow I Y H$
$S P^{\prime} \leftarrow S P-1,(S P)-I X L$
$S P^{\prime} \leftarrow S P-1,(S P) \leftarrow I X H$
$S P^{\prime} \leftarrow S P-1,(S P)-D P R$
$S P^{\prime}-S P-1,(S P)-A C C B$
$S P^{\prime} \leftarrow S P-1,(S P) \leftarrow A C C A$
$S P^{\prime}-S P-1$, (SP)-CCR
PC'—(FFF2):(FFF3)
Condition Codes: Not affected.
Description: All of the processor registers are pushed onto the hardware stack (with the exception of the hardware stack pointer itself), and control is transferred through the software interrupt 3 vector. This interrupt does not mask (disable) the normal and fast interrupts.

Addressing Mode: Inherent

## Source Form: SYNC

Operation: Stop processing instructions
Condition Codes: Not affected.
Description: When a SYNC instruction is excuted, the processor enters a synchronizing state, stops processing instructions, and waits for an interrupt. When an interrupt occurs, the synchronizing state is cleared and processing continues. If the interrupt is enabled, and it lasts three cycles or more, the processor will perform the interrupt routine. if the interrupt is masked or is shorter than three cycles, the processor simply continues to the next instruction. While in the synchronizing state, the address and data buses are in the highimpedance state.

This instruction provides software synchronization with a hardware process. Consider the following example for high-speed acquisition of data:

FAST
SYNC
Interrupt!
LDA
STA
DECB
BNE

WAIT FOR DATA
DISC DATA FROM DISC AND CLEAR INTERRUPT , $\mathrm{X}+\mathrm{PUT}$ IN BUFFER

COUNT IT, DONE?
FAST GO AGAIN IF NOT.
The synchronizing state is cleared by any interrupt. Of course, enabled interrupts at this point may destroy the data transfer and, as such, should represent only emergency conditions.

The same connection used for interrupt-driven I/O service may also be used for high-speed data transfers by setting the interrupt mask and using the SYNC instruction as the above example demonstrates.

Addressing Mode: Inherent

## TFR

Source Form: TFR R1, R2
Operation: $\quad \mathbf{R} 1 \rightarrow \mathbf{R} 2$
Condition Code: Not affected unless R2 is the condition code register.
Description: Transfers data between two designated registers. Bits 7-4 of the postbyte define the source register, while bits 3-0 define the destination register, as follows:

$$
\begin{array}{ll}
0000=A: B & 1000=A \\
0001=X & 1001=B \\
0010=Y & 1010=\text { CCR } \\
0011=\text { US } & 1011=\text { DPR } \\
0100=S P & 1100=\text { Undefined } \\
0101=P C & 1101=\text { Undefined } \\
0110=\text { Undefined } & 1110=\text { Undefined } \\
0111=\text { Undefined } & 1111=\text { Undefined }
\end{array}
$$

Only like size registers may be transferred. (8-bit to 8 -bit, or 16 -bit to 16-bit.)

Addressing Mode: Immediate

Source Forms: TST Q; TSTA; TSTB
Operation: $\quad$ TEMP-M-0
Condition Codes: H - Not affected.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
V - Always cleared.
C - Not affected.
Description: Set the $N$ (negative) and $Z$ (zero) bits according to the contents of memory location M , and clear the V (overflow) bit. The TST instruction provides only minimum information when testing unsigned values; since no unsigned value is less than zero, BLO and BLS have no utility. While BHI could be used after TST, it provides exactly the same control as BNE, which is preferred. The signed branches are available.

Addressing Modes: Inherent
Extended
Direct
Indexed
Comments: $\quad$ The MC6800 processor clears the $C$ (carry) bit.

## FIRQ

Operation:
IFF F bit clear, then: $S P^{\prime} \leftarrow S P-1,(S P) \leftarrow P C L$
$S P^{\prime} \leftarrow S P-1,(S P)-P C H$
Clear E (subset state is saved)
SP'-SP-1, (SP)-CCR
Set F, I (mask further interrupts)
PC'↔(FFF6):(FFF7)
Condition Codes: Not affected.
Description: $\quad A \overline{F I R Q}$ (fast interrupt request) with the $F$ (fast interrupt request mask) bit clear causes this interrupt sequence to occur at the end of the current instruction. The program counter and condition code register are pushed onto the hardware stack. Program control is transferred through the fast interrupt request vector. An RTI (return from interrupt) instruction returns the processor to the original task. It is possible to enter the fast interrupt request routine with the entire machine state saved if the fast interrupt request occurs after a clear and wait for interrupt instruction. A normal interrupt request has lower priority than the fast interrupt request and is prevented from interrupting the fast interrupt request routine by automatic setting of the I (interrupt request mask) bit. This mask bit could then be reset during the interrupt routine if priority was not desired. The fast interrupt request allows operations on memory, TST, INC, DEC, etc. instructions without the overhead of saving the entire machine state on the stack.

Addressing Mode: Inherent

$$
\text { IFF I bit clear, then: } \begin{array}{ll} 
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow P C L \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow P C H \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow U S L \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow U S H \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow I Y L \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow I Y H \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow I X L \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow I X H \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow D P R \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow A C C B \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow A C C A \\
& \text { Set } E(\text { entire State saved) } \\
& S P^{\prime} \leftarrow S P-1,(S P) \leftarrow C C R \\
& S e t I(\text { mask further } 1 R Q \text { interrupts }) \\
& P C^{\prime} \leftarrow(F F F 8):(F F F 9)
\end{array}
$$

Condition Codes: Not affected.
Description: If the I (interrupt request mask) bit is clear, a low level on the IRQ input causes this interrupt sequence to occur at the end of the current instruction. Control is returned to the interrupted program using a RTI (return from interrupt) instruction. A FIRQ (fast interrupt request) may interrupt a normal IRQ (interrupt request) routine and be recognized anytime after the interrupt vector is taken.

Addressing Mode: Inherent

Operation:
$S P^{\prime} \leftarrow S P-1,(S P) \leftarrow P C L$
$S P^{\prime}-S P-1,(S P)-P C H$
$S P^{\prime}-S P-1,(S P)-U S L$
$S P^{\prime}-S P-1,(S P) \leftarrow U S H$
$S P^{\prime}-S P-1,(S P)-I Y L$
$S P^{\prime}-S P-1,(S P)-I Y H$
$S P^{\prime}-S P-1,(S P)-I X L$
$S P^{\prime}-S P-1,(S P)-I X H$
$S P^{\prime}-S P-1,(S P)-D P R$
$S P^{\prime}-S P-1,(S P) \leftarrow A C C B$
$S P^{\prime}-S P-1,(S P)-A C C A$
Set E (entire state save)
SP'—SP-1, (SP)-CCR
Set I, F (mask interrupts)
PC' $\leftarrow$ (FFFC): (FFFD)
Condition Codes: Not affected.
Description: A negative edge on the $\overline{\mathrm{NMI}}$ (non-maskable interrupt) input causes all of the processor's registers (except the hardware stack pointer) to be pushed onto the hardware stack, starting at the end of the current instruction. Program control is transferred through the NMI vector. Successive negative edges on the NMI input will cause successive $\overline{N M I}$ operations. Non-maskable interrupt operation can be internally blocked by a RESET operation and any non-maskable interrupt that occurs will be latched. If this happens, the nonmaskable interrupt operation will occur after the first load into the stack pointer (LDS; TFR r,s; EXG r,s; etc.) after RESET.

Addressing Mode: Inherent

Operation: $\quad$ CCR'-X1X1XXXX
DPR'-0016
PC' $-($ FFFE $):($ (FFFF)
Condition Codes: Not affected.
Description: The processor is initialized (required after power-on) to start program execution. The starting address is fetched from the restart vector.

Addressing Mode: Extended Indirect

## APPENDIX B ASSIST09 MONITOR PROGRAM

## B. 1 GENERAL DESCRIPTION

The M6809 is a high-performance microprocessor which supports modern programming techniques such as position-independent, reentrancy, and modular programming. For a software monitor to take advantage of such capabilities demands a more refined and sophisticated user interface than that provided by previous monitors. ASSIST09 is a monitor which supports the advanced features that the M6809 makes possible. ASSIST09 features include the following:

- Coded in a position (address) independent manner. Will execute anywhere in the 64 K address space.
- Multiple means available for installing user modifications and extensions.
- Full complement of commands for program development including breakpoint and trace.
- Sophisticated monitor calls for completely address-independent user program services.
- RAM work area is located relative to the ASSIST09 ROM, not at a fixed address as with other monitors.
- Easily adapted to real-time environments.
- Hooks for user command tables, I/O handlers, and default specifications.
- A complete user interface with services normally only seen in full disk operating systems.
The concise instruction set of the M6809 allows all of these functions and more to be contained in only 2048 bytes.

The ASSIST09 monitor is easily adapted to run under control of a real-time operating system. A special function is available which allows voluntary time-slicing, as well as forced time-slicing upon the use of several service routines by a user program.

## B. 2 IMPLEMENTATION REQUIREMENTS

Since ASSIST09 was coded in an address-independent manner, it will properly execute anywhere in the 64 K address space of the M6809. However, an assumption must be made regarding the location of a work area needed to hold miscellaneous variables and the default stack location. This work area is called the page work area and it is addressed within ASSIST09 by use of the direct page register. It is located relative to the start of the

ASSIST09 ROM by an offset of -1900 hexadecimal. Assuming ASSIST09 resides at the top of the memory address space for direct control of the hardware interrupt vectors, the memory map would appear as shown in Figure B-1.


Figure B-1. Memory Map

If F800 is not the start of the monitor ROM the addresses would change, but the relative locations would remain the same except for the programmable timer module (PTM) and asynchronous communications interface adapter (ACIA) default addresses which are fixed.

The default console input/output handlers access an ACIA located at E008. For trace commands, a PTM with default address E000 is used to force an NMI so that single instructions may be executed. These default addresses may easily be changed using one of several methods. The console I/O handlers may also be replaced by user routines. The PTM is initialized during the MONITR service call (see Paragraph B. 9 SERVICES) to fireup the monitor unless its default address has been changed to zero, in which case no PTM references will occur.

## B. 3 INTERRUPT CONTROL

Upon reset, a vector table is created which contains, among other things, default interrupt vector handler appendage addresses. These routines may easily be replaced by user appendages with the vector swap service described later. The default actions taken by the appendages are as follows:

RESET - Build the ASSIST09 vector table and setup monitor defaults, then invoke the monitor startup routine.
SWI - Request a service from ASSIST09.
FIRQ - An immediate RTI is done.
SWI2, SWI3, $\overline{\mathrm{IRQ}}$, Reserved, $\overline{\mathrm{NMI}}$ - Force a breakpoint and enter the command processor.

The use of $\overline{\mathrm{RQ}}$ is recommended as an abort function during program debugging sessions, as breakpoints and other ASSIST09 defaults are reinitialized upon RESET. Only the primary software interrupt instruction (SWI) is used, not the SWI2 or SWI3. This avoids page fault problems which would otherwise occur with a memory management unit as the SWI2 and SWI3 instructions do not disable interrupts.

Counter number one of the PTM is used to cause an $\overline{\text { NMT }}$ interrupt for the trace and breakpoint commands. At $\overline{\text { RESET }}$ the control register for timer one is initialized for tracing purposes. If no tracing or breakpointing is done then the entire PTM is available to the user. Otherwise, only counters two and three are available. Although control register two must be used to initialize control register one, ASSIST09 returns control register two to the same value it has after a RESET occurs. Therefore, the only condition imposed on a user program is that if the "operate/preset" bit in control register one must be turned on, \$A7 should be stored, \$A6 should be stored if it must be turned off.

## B. 4 INITIALIZATION

During ASSIST09 execution, a vector table is used to address certain service routines and default values. This table is generated to provide easily changed control information for user modifications. The first byte of the ASSIST09 ROM contains the start of a subroutine which initializes the vector table along with setting up certain default values before returning to the caller.

If the ASSIST09 $\overline{\text { RESET }}$ vector receives control, it does three things:

1. Assigns a default stack in the work space,
2. Calls the aforementioned subroutine to initialize the vector table, and
3. Fires up the ASSIST09 monitor proper with a MONITR SWI service request.

However, a user routine can perform the same functions with a bonus. After calling the vector intitialization subroutine, it may examine or alter any of the vector table values before starting normal ASSIST09 processing. Thus, a user routine may "bootstrap" ASSIST09 and alter the default standard values.

Another method of inserting user modifications is to have a user routine reside at an extension ROM location 2K below the start of the ASSIST09 ROM. The vector table initialization routine mentioned above, looks for a "BRA*" flag (\$20FE) at this address, and if found calls the location following the flag as a subroutine with the $U$ register pointing to the vector table. Since this is done after vector table initialization, any or all defaults may be altered at this time. A big advantage to using this method is that the modifications are "automatic" in that upon a RESET condition the changes are made without overt action required such as the execution of a memory change command.

No special stack is used during ASSIST09 processing. This means that the stack pointer must be valid at all interruptable times and should contain enough room for the stacking of at least 21 bytes of information. The stack in use during the initial MONITR service call to start up ASSIST09 processing becomes the "official" stack. If any later stack validity checks occur, this same stack will be re-based before entering the command handler.

ASSIST09 uses a work area which is addressed at an offset from the start of the ASSIST09 ROM. The offset value is $\mathbf{- 1 9 0 0}$ hexadecimal. This points to the base page used during monitor execution and contains the vector table as well as the start of the default stack. If the default stack is used and it exceeds 81 bytes in size, then contiguous RAM must exist below this base work page for proper extension of the stack.

## B5. INPUT/OUTPUT CONTROL

Output generated by use of the ASSIST09 services may be halted by pressing any key, causing a 'FREEZE' mode to be entered. The next keyboard entry will release this condition allowing normal output to continue. Commands which generate large amounts of output may be aborted by entering CANCEL (CONTROL-X). User programs may also monitor for CANCEL along with the 'FREEZE' condition even when not performing console I/O (PAUSE service).

## B. 6 COMMAND FORMAT

There are three possible formats for a command:
<Command> CR
<Command> <Expression1> CR
<Command> <Expression1> <Expression2> CR
The space character is used as the delimiter between the command and all arguments. Two special quick commands need no carriage return, "." and 'fl". To re-enter a command once a mistake is made, type the CANCEL (CONTROL-X) key.

Each "expression" above consists of one or more values separated by an operator. Values can be hex strings, the letters "P", "M", and "W", or the result of a function. Each hexadecimal string is converted internally to a 16 -bit binary number. The letter "P" stands for the current program counter, " $M$ " for the last memory examine/change address, and "W" for the window value. The window value is set by using the WINDOW command.

One function exists and it is the INDIRECT function. The character " @" following a value replaces that value with the 16 -bit number obtained by using that value as an address.

Two operators are allowed, " + " and " - " which cause addition and subtraction. Values are operated on in a left-to-right order.
Examples:
480 - hexadecimal 480
W + 3 - value of window plus three
P-200 - current program counter minus 200 hexadecimal
$\mathrm{M}-\mathrm{W}$ - current memory pointer minus window value
100@ - value of word addressed by the two bytes at 100 hexadecimal
$\mathrm{P}+1 @$ - value addressed by the word located one byte up from the current program counter

## B. 7 COMMAND LIST

Table B-1 lists the commands available in the ASSIST09 monitor.

## Table B-1. Command List

| Command Name |  | Description <br> Breakpoint |
| :--- | :--- | :---: |
| Call | Set, clear, display, or delete breakpoints | Command Entry |
| Display | Call program as subroutine | B |
| Encode | Display memory block in hex and ASCII | C |
| Go | Return indexed postbyte value | D |
| Load | Start or resume program execution | E |
| Memory | Load memory from tape | G |
|  | Examine or alter memory | L |
|  | Memory change or examine last referenced | M |
| Null | Memory change or examine | hex/ |
| Offset | Set new character and new line padding | N |
| Punch | Compute branch offsets | O |
| Registers | Punch memory on tape | P |
| Stlevel | Display or alter registers | R |
| Trace | Alter stack trace level value | S |
|  | Trace number of instructions | T |
| Verify | Trace one instruction | V |
| Window | Verify tape to memory load | V |
|  | Set a window value | W |

## B. 8 COMMANDS

Each of the commands are explained on the following pages. They are arranged in alphabetical order by the command name used in the command list. The command name appears at each margin and in slightly larger type for easy reference.

## BREAKPOINT

Format: Breakpoint
Breakpoint -
Breakpoint <Address>
Breakpoint - <Address>
Operation: Set or change the breakpoint table. The first format displays all breakpoints.
The second clears the breakpoint table. The third enters an address into the table. The fourth deletes an address from the table. At reset, all breakpoints are deleted. Only instructions in RAM may be breakpointed.

## CALL

CALL

Format: Call
Call <Address>
Operation: Call and execute a user routine as a subroutine. The current program counter will be used unless the address is specified. The user routine should eventually terminate with a "RTS" instruction. When this occurs, a breakpoint will ensue and the program counter will point into the monitor.

## DISPLAY

## DISPLAY

Format: Display < From>
Display < From> <Length>
Display < From> <To>
Operation: Display contents of memory in hexadecimal and ASCII characters. The second argument, when entered, is taken to be a length if it is less than the first, otherwise it is the ending address. A default length of 16 decimal is assumed for the first format. The addresses are adjusted to include all bytes within the surrounding modulo 16 address byte boundary. The CANCEL (CONTROL-X) key may be entered to abort the display. Care must be exercised when the last 15 bytes of memory are to be displayed. The < Length> option should always be used in this case to assure proper termination: D FFEO 40
Examples:
D M 10 - Display 16 bytes surrounding the last memory location examined.
D E000 F000 - Display memory from E000 to F000 hex.

## ENCODE

ENCODE

Format: Encode <Indexed operand>
Operation: The encode command will return the indexing instruction mode postbyte value from the entered assembler-like syntax operand. This is useful when hand coding instructions. The letter " H " is used, to indicate the number of hex digits needed in the expression as shown in the following examples:

E , Y - Return zero offset to Y register postbyte.
E [HHHH,PCR] - Return two byte PCR offset using indirection.
$E[, S++]$ - Return autoincrement $S$ by two indirect.
E H,X - Return 5-bit offset from X.
Note that one " H " specifies a 5 -bit offset, and that the result given will have zeros in the offset value position. This comand does not detect all incorrectly specified syntax or illegal indexing modes.

Format: Go
Go <Address>
Operation: Execute starting from the address given. The first format will continue from the current program counter setting. If it is a breakpoint no break will be taken. This allows continuation from a breakpoint. The second format will breakpoint if the address specified is in the breakpoint list.

## LOAD

## LOAD

Format: Load
Load <Offset>
Operation: Load a tape file created using the S1-S9 format. The offset option, if used, is added to the address on the tape to specify the actual load address. All offsets are positive, but wrap around memory modulo 64K. Depending on the equipment involved, after the load is complete a few spurious characters may still be sent by the input device and interpreted as command characters. If this happens, a CANCEL (CONTROL-X) should be entered to cause such characters to be ignored. If the load was not successful a "?" is displayed.

## MEMORY

Format: MEMORY <Address>/
<Address>l
$l$
Operation: Initiate the memory examine/change function. The second format will not accept an expression for the address, only a hex string. The third format defaults to the address displayed during the last memory change/examine function. (The same value is obtained in expressions by use of the letter " $M$ ".) After activation, the following actions may be taken until a carriage return is entered:

| <Expr> | Replaces the byte with the specified value. The value may <br> be an expression. <br> Go to next address and print the byte value. <br> (Comma) Go to next address without printing the byte <br> value. <br> (Line feed) Go to next address and print it along with the |
| :--- | :--- |
| LF | byte value on the next line. <br> (Circumflex or Up arrow) Go the previous address and print <br> it along with the byte value on the next line. |
| $\wedge$ | Print the current address with the byte value on the next <br> line. |
| CR | (Carriage return) Terminate the command. |
| Repext>' | Replace succeeding bytes with ASCII characters until the <br> second apostrophe is entered. |

If a change attempt fails (i.e., the location is not valid RAM) then a question mark will appear and the next location displayed.

Format: Null < Specification>
Operation: Set the new line and character padding count values. The expression value is treated as two values. The upper two hex represent the character pad count, and the lower two the new line pad count (triggered by a carriage return). An expression of less than three hex digits will set the character pad count to zero. The values must range from zero to 7 F hexadecimal ( 127 decimal).
Example:
N 3 - Set the character count to zero and new line count to three.
N 207 - Set character padding count to two and new line count to seven.
Settings for TI Silent 700 terminals are:
Baud Setting
1000
$300 \quad 4$
1200317
2400 72F
OFFSET
OFFSET

Format: Offset <Offset addr> <To instruction> .
Operation: Print the one and two byte offsets needed to perform a branch from the first expression to the instruction. Thus, offsets for branches as well as indexed mode instructions which use offsets may be obtained. If only a four byte value is printed, then a short branch count cannot be done between the two addresses.
Example:
$0 \quad \mathrm{P}+2 \mathrm{~A} 000$ - Compute offsets needed from the current program counter plus two to A000.

Format: Punch <From> <To>
Operation: Punch or record formatted binary object tape in S1-S9 (MIKBUG) format.

## REGISTER

## REGISTER

Format: Register
Operation: Print the register set and prompt for a change. At each prompt the following may be entered.

SPACE Skip to the next register prompt
<Expr> SPACE Replace with the specified value and prompt for the next register.
<Expr> CR (carriage return) Replace with the specified value and terminate the command.
CR Terminate the command.

[^0]Format: Stlevel
Stlevel <Address>
Operation: Set the stack trace level for inhibiting tracing information. As long as the stack is at or above the stack level address, the trace display will continue. However, when lower than the address it is inhibited. This allows tracing of a routine without including all subroutine and lower level calls in the trace information. Note that tracing through a ASSIST09 "SWI" service request may also temporarily supress trace output as explained in the description of the trace command. The first format sets the stack trace level to the current program stack value.

## TRACE

## TRACE

## Format: Trace < Count> . (period)

Operation: Trace the specified number of instructions. At each trace, the opcode just executed will be shown along with the register set. The program counter in the register display points to the NEXT instruction to be executed. A CANCEL (CONTROL-X) will prematurely halt tracing. The second format (period) will cause a single trace to occur. Breakpoints have no effect during the trace. Selected portions of a trace may be disabled using the STLEVEL command. Instructions in ROM and RAM may be traced, whereas breakpoints may be done only in RAM. When tracing through a ASSISTO9 service request, the trace display will be supressed starting two instructions into the monitor until shortly before control is returned to the user program. This is done to avoid an inordinate amount of displaying because ASSIST09, at times, performs a sizeable amount of processing to provide the requested services.

## VERIFY

Format: Verify<br>Verify < Offset>

Operation: Verify or compare the contents of memory to the tape file. This command has the same format and operation as a LOAD command except the file is compared to memory. If the verify fails for any reason a "?" is displayed.

## WINDOW

WINDOW

Format: Window < Value>
Operation: Set the window to a value. This value may be referred to when entering expressions by use of the letter " $W$ ". The window may be set to any 16 -bit value.

## B. 9 SERVICES

The following describes services provided by the ASSIST09 monitor. These services are invoked by using the "SWI" instruction followed by a one byte function code. All services are designed to allow complete address independence both in invocation and operation. Unless specified otherwise, all registers are transparent over the "SWI" call. In the following descriptions, the terms "input handler" and "output handler" are used to refer to appendage routines which may be replaced by the user. The default routines perform standard I/O through an ACIA for console operations to a terminal. The ASCII CANCEL code can be entered on most terminals by depressing the CONTROL and $X$ keys simultaneously. A list of services is given in Table B-2.

Table B-2. Services

| Service | Entry | Code | Description |
| :--- | :---: | :---: | :--- |
| Obtain input character | INCHP | 0 | Obtain the input character in register A from the input handler |
| Output a character | OUTCH | 1 | Send the character in the register A to the output handler |
| Send string | PDATA1 | 2 | Send a string of characters to the output handler |
| Send new line and string | PDATA | 3 | Send a carriage return, line feed, and string of characters to the |
|  |  |  | output handler |
| Convert byte to hex | OUT2HS | 4 | Display the byte pointed to by the $X$ register in hex |
| Convert word to hex | OUT4HS | 5 | Display the word pointed to by the $X$ register in hex |
| Output to next line | PCRLF | 6 | Send a carriage return and line feed to the output handler |
| Send space | SPACE | 7 | Send a blank to the output handler |
| Fireup ASSIST09 | MONITR | 8 | Enter the ASSISTO9 monitor |
| Vector swap | VCTRSW | 9 | Examine or exchange a vector table entry |
| User breakpoint | BRKPT | 10 | Display registers and enter the command handler |
| Program break and check | PAUSE | 11 | Stop processing and check for a freeze or cancel condition |

Code: $\quad 10$
Arguments: None
Result: A disabled breakpoint is taken. The registers are displayed and the command handier of ASSIST09 is entered.

Description: Establishes user breakpoints. Both SWI2 and SWI3 default appendages cause a breakpoint as well, but do not set the I and F mask bits. However, since they may both be replaced by user routines the breakpoint service always ensures breakpoint availability. These user breakpoints have nothing to do with system breakpoints which are handled differently by the ASSIST09 monitor.

| Example: BRKPT | EQU 10 | INPUT CODE FOR BRKPT |  |
| :--- | :--- | :--- | :--- |
|  |  |  |  |
|  | SWI |  | REQUEST SERVICE |
|  | FCB BRKPT | FUNCTION CODE BYTE |  |

Obtain Input Character
INCHP

Code: 0
Arguments: None
Result: Register A contains a character obtained from the input handler.
Description: Control is not returned until a valid input character is received from the input handler. The input character will have its parity bit (bit 7) stripped and forced to a zero. All NULL (\$00) and RUBOUT (\$7F) characters are ignored and not returned to the caller. The ECHO flag, which may be changed by the vector SWAP service, determines whether or not the input character is echoed to the output handler (full duplex operation). The default at reset is to echo input. When a carriage return (\$OD) is received, line feed (\$AO) is automatically sent back to the output handler.

Example: INCHNP EQU 0 INPUT CODE FOR INCHP
SWI
FCB
INCHNP
PERFORM SERVICE CALL

A REGISTER NOW CONTAINS NEXT CHARACTER

## Code: 8

Arguments: $S \rightarrow$ Stack to become the "official" stack
DP $\rightarrow$ Direct page default for executed user programs
$A=0$ Call input and output console initialization handlers and give the "ASSIST09" startup message
A\#0 Go directly to the command handler
Result: $\quad$ ASSIST09 is entered and the comand handler given control
Description: The purpose for this function is to enter ASSIST09, either after a system reset, or when a user program desires to terminate. Control is not returned unless a "GO" or "CALL" command is done without altering the program counter. ASSIST09 runs on the passed stack, and if a stack error is detected during user program execution this is the stack that is rebased. The direct page register value in use remains the default for user program execution.

The ASSIST09 restart vector routine uses this function to startup monitor processing after calling the vector build subroutine as explained in $\mathbb{N}$ ITIALIZATION.

If indicated by the A register, the input and output initialization handlers are called followed by the sending of the string "ASSIST09" to the output handler. The programmable timer (PTM) is initialized, if its address is not zero, such that register 1 can be used for causing an NMI during trace commands. The command handler is then entered to perform the command request prompt.

Example: MONITR EQU 8 INPUT CODE FOR MONITR

| LOOP | CLRA | PREPARE ZERO PAGE REGISTER AND |
| :--- | :--- | :--- |
|  |  | INITIALIZATION PARAMETER |

## OUTCH

## Code: 1

Arguments: Register A contains the byte to transmit.
Result: The character is sent to the output handler
The character is set as follows ONLY if a LINEFEED was the character to transmit:
$\mathrm{CC}=0$ if normal output occurred.
$C C=1$ if CANCEL was entered during output.
Description: If a FREEZE Occurs (any input character is received) then control is not returned to the user routine until the condition is released. The FREEZE condition is checked for only when a linefeed is being sent. Padding null characters (\$00) may be sent following the outputted character depending on the current setting of the NULLS command. For DLE (Data Link Escape), character nulls are never sent. Otherwise, carriage returns (\$00) receive the new line count of nulls, all other characters the character count of nulls.

## Example: OUTCH EQU 1 <br> LDA \#'0 <br> SWI <br> FCB OUTCH <br> INPUT CODE FOR OUTCH <br> LOAD CHARACTER "0" <br> SEND OUT WITH MONITOR CODE SERVICE CODE BYTE

Arguments: Register X points to a byte to display in hex.
Result: The byte is converted to two hex digits and sent to the output handler followed by a blank.

Example: OUT2HS EQU 4
LEAX DATA, PCR
SWI
FCB OUT2HS

INPUT CODE FOR OUT2HS
POINT TO ‘DATA’ TO DECODE REQUEST SERVICE
SERVICE CODE BYTE

Code: 5
Arguments: Register $X$ points to a word (two bytes) to display in hex.
Result: The word is converted to four hex digits and sent to the output handler followed by a blank.

Example: OUT4HS EQU 5
LEAX DATA, PCR
SWI
FCB OUT4HS

INPUT CODE FOR OUT4HS
LOAD 'DATA' ADDRESS TO DECODE REQUEST ASSIST09 SERVICE
SERVICE CODE BYTE

PAUSE
Program Break and Check
PAUSE

Code:
11
Arguments: None
Result: $\quad C C=0$ For a normal return.
$C C=1$ If a CANCEL was entered during the interim.
Description: The PAUSE service should be used whenever a significant amount of processing is done by a program without any external interaction (such as console I/O). Another use of the PAUSE service is for the monitoring of FREEZE or CANCEL requests from the input handler. This allows multi-tasking operating systems to receive control and possibly re-dispatch other programs in a timeslice-like fashion. Testing for FREEZE and CANCEL conditions is performed before return. Return may be after other tasks have had a chance to execute, or after a FREEZE condition is lifted. In a one task system, return is always immediate unless a FREEZE occurs.

Code: 6
Arguments: None
Result: A carriage return and line feed are sent to the output handler.
$C=1$ if normal output occurred.
$\mathrm{C}=1$ if CONTROL-X was entered during output.
Description: If a FREEZE occurs (any input character is received), then control is not returned to the user routine until the condition is released. The string is completely sent regardless of any FREEZE or CANCEL events occurring. Padding characters may be sent as described under the OUTCH service.

Example:
PCRLF

EQU 6
SWI
FCB PCRLF

INPUT CODE PCRLF
REQUEST SERVICE SERVICE CODE BYTE

## PDATA

Send New Line and String
PDATA

## Code: <br> 3

Arguments: Register $X$ points to an output string terminated with an ASCII EOT (\$04).
Result: The string is sent to the output handler following a carriage return and line feed.
$C C=0$ if normal output occurred.
$C C=1$ if CONTROL-X was entered during output.
Description: The output string may contain embedded carriage returns and line feeds thus allowing several lines of data to be sent with one function call. If a FREEZE occurs (any input character is received), then control is not returned to the user routine until the condition is released. The string is completely sent regardless of any FREEZE or CANCEL events occurring. Padding characters may be sent as described by the OUTCH function.

LEAX MSGOUT, PCR LOAD MESSAGE ADDRESS

REQUEST A SERVICE
SERVICE CODE BYTE

## Code: 2

Arguments: Register $X$ points to an output string terminated with an ASCII EOT (\$04).
Result: The string is sent to the output handler.

$$
C C=0 \text { if normal output occurred. }
$$ $C C=1$ if CONTROL-X was entered during output.

Description: The output string may contain embedded carriage returns and line feeds thus allowing several lines of data to be sent with one function call. If a FREEZE occurs (any input character is received), then control is not returned to the user routine until the condition is released. The string is completely sent regardless of any FREEZE or CANCEL events occurring. Padding characters may be sent as described by the OUTCH function.

Example: PDATA EQU 2 INPUT CODE FOR PDATA1
MSG FCC 'THIS IS AN OUTPUT STRING'
FCB \$04
STRING TERMINATOR
LEAX MSG, PCR
LOAD 'MSG' STRING ADDRESS
SWI REQUEST A SERVICE
FCB PDATA1 SERVICE CODE BYTE

Code: $\quad 7$
Arguments: None
Result: A space is sent to the output handler.
Description: Padding characters may be sent as described under the OUTCH service.

| Example: | SPACE | EQU | 7 |
| :--- | :--- | :--- | :--- |
|  | SWI |  | INPUT CODE SPACE |
|  | FCB | SPACE | REQUEST ASSISTO9 SERVICE |
|  |  | SERVICE CODE BYTE |  |

## VCTRSW

Vector Swap

Code: $\quad 9$
Arguments: Register A contains the vector swap input code.
Register $X$ contains zero or a replacement value.
Result: $\quad$ Register $X$ contains the previous value for the vector.
Description: The vector swap service examines/alters a word entry in the ASSIST09 vector table. This table contains pointers and default values used during monitor processing. The entry is replaced with the value contained in the $X$ register unless it is zero. The codes available are listed in Table B-3.

| Example: | VCTRSW   <br> IRQ EQU 9 | INPUT CODE VCTRSW |  |
| :--- | :--- | :--- | :--- |
|  |  | EQU 12 | IRQ APPENDAGE SWAP FUNCTION |
|  |  |  | CODE |

## B. 10 VECTOR SWAP SERVICE

The vector swap service allows user modifications of the vector table to be easily installed. Each vector handler, including the one for SWI, performs a validity check on the stack before any other processing. If the stack is not pointing to valid RAM, it is reset to the initial value passed to the MONITR request which fired-up ASSIST09 after RESET. Also, the current register set is printed following a "?" (question mark) and then the command handler is entered. A list of each entry in the vector table is given in Table B-3.

Table B-3. Vector Table Entries

| Entry | Code | Description |
| :--- | :---: | :--- |
| .AVTBL | 0 | Returns address of vector table |
| .CMDL1 | 2 | Primary command list |
| .RSVD | 4 | Reserved MC6809 interrupt vector appendage |
| .SWI3 | 6 | Software interrupt 3 interrupt vector appendage |
| .SWI2 | 8 | Software interrupt 2 interrupt vector appendage |
| .FIRO | 10 | Fast interrupt request vector appendage |
| IRQ | 12 | Interrupt request vector appendage |
| .SWI | 14 | Software interrupt vector appendage |
| .NMI | 16 | Non-maskable interrupt vector appendage |
| .RESET | 18 | Reset interrupt vector appendage |
| .CION | 20 | Input console intiialization routine |
| .CIDTA | 22 | Input data byte from console routine |
| .CIOFF | 24 | Input console shutdown routine |
| .COON | 26 | Output console initialization routine |
| .CODTA | 28 | Output/data byte to console routine |
| .COOFF | 30 | Output console shutdown routine |
| .HSDTA | 32 | High speed display handler routine |
| .BSON | 34 | Punch/load initialization routine |
| .BSDTA | 36 | Punch/load handier routine |
| .BSOFF | 38 | Punch/load shutdown routine |
| .PAUSE | 40 | Processing pause routine |
| .CMDL2 | 44 | Secondary command list |
| .ACIA | 46 | Address of ACIA |
| .PAD | 48 | Character and new line pad counts |
| .ECHO | 50 | Echo flag |
| .PTM | 52 | Programmable timer module address |

The following pages describe the purpose of each entry and the requirements which must be met for a user replaceable value or routine to be successfully substituted.

Description: This entry contains the address of the ACIA used by the default console input and output device handlers. Standard ASSIST09 initialization sets this value to hexadecimal E008. If this must be altered, then it must be done before the MONITR startup service is invoked, since that service calls the .COON and .COIN input and output device initialization routines which initialize the ACIA pointed to by this vector slot.

Code: 0
Description: The address of the vector table is returned with this code. This allows mass changes to the table without individual calls to the vector swap service. The code values are identical to the offsets in the vector table. This entry should never be changed, only examined.

## Code: <br> 36

Description: This entry contains the address of a routine which performs punch, load, and verify operations. The .BSON routine is always executed before the routine is given control. This routine is given the same parameter list documented for .BSON. The default handler uses the .CODTA routine to punch or the .CIDTA routine to read data in S1/S9 (MIKBUG) format. The function code byte must be examined to determine the type request being handled.

A return code must be given which reflects the final processing disposition:
$Z=1$ Successful completion
or
$\mathrm{Z}=0$ Unsuccessful completion.
The .BSOFF routine will be called after this routine is completed.

Punch/Load Shutdown Routine

Description: This entry points to a subroutine which is designated to terminate device processing for the punch, load, and verify handler .BSDTA. The stack contains a parameter list as documented for the .BSON entry. The default ASSIST09 routine issues DC4 (\$14 or stop) and DC3 (\$13 or x-off) followed by a one second delay to give the reader/punch time to stop. Also, an internally used flag by the INCHP service routine is cleared to reverse the effect caused by its setting in the .BSON handler. See that description for an explanation of the proper use of this flag.

Code: 34
Description: This entry points to a subroutine with the assigned task of turning on the device used for punch, load, and verify processing. The stack contains a parameter list describing which function is requested. The default routine sends an ASCII "reader on" or "punch on" code of DC1 (\$11) or DC2 (\$12) respectively to the output handler (.CODTA). A flag is also set which disables test for FREEZE conditions during INCHNP processing. This is done so characters are not lost by being interpreted as FREEZE mode indicators. If a user replacement routine also uses the INCHNP service, then it also should set this same byte non-zero and clear it in the .BSOFF routine. The ASSIST09 source listing should be consulted for the location of this byte.

The stack is setup as follows:

$$
\begin{aligned}
& S+6=\text { Code byte, VERIFY }(-1), \text { PUNCH }(0), \text { LOAD }(1) \\
& S+4=\text { Start address for punch only } \\
& S+2=\text { End address for punch, or offset for READ/LOAD } \\
& S+0=\text { Return address }
\end{aligned}
$$

## Code: 22

Description: This entry determines the console input handler appendage. The responsibility of this routine is to furnish the requested next input character in the A register, if available, and return with a condition code. The INCHP service routine calls this appendage to supply the next character. Also, a "FREEZE" mode routine calls at various times to test for a FREEZE condition or determine if the CANCEL key has been entered. Processing for this appendage must abide by the following conventions:

$$
\begin{array}{ll}
\text { Input: } & \text { PC } \rightarrow \text { ASSIST09 work page } \\
\text { Output: } & S \rightarrow \text { Return address } \\
\text { Volatile Registers: } & C=B, A=\text { input character } \\
C=1 \text { if no input character is yet available }
\end{array}
$$

The handler should always pass control back immediately even if no character is yet available. This enables other tasks to do productive work while input is unavailable. The default routine reads an ACIA as explained in Paragraph B. 2 Implementation Requirements.

Code: 24
Description: This entry points to a routine which is called to terminate input processing. It is not called by ASSIST09 at any time, but is included for consistency. The default routine merely does an "RTS". The environment is as follows:

Input: None
Output: Input device terminated
Volatile Registers: None

## Code: 20

Description: This entry is called to initiate the input device. It is called once during the MONITR service which initializes the monitor so the command processor may obtain commands to process. The default handler resets the ACIA used for standard input and output and sets up the following default conditions: 8 -bit word length, no parity checking, 2 stop bits, divide-by- 16 counter ratio. The effect of an 8 -bit word with no parity checking is to accept 7 -bit ASCII and ignore the parity bit.
input:
Output:
Volatile Registers: A, X

## Code: 2

Description: User supplied command tables may either substitute or replace the ASSIST09 standard tables. The command handler scans two lists, the primary table first followed by the secondary table. The primary table is pointed to by this entry and contains, as a default, the ASSIST09 command table. The secondary table defaults to a null list. A user may insert their own table into either position. If a user list is installed in the secondary table position, then the ASSISTO9 list will be searched first. The default ASSIST09 list contains all one character command names. Thus, a user command "PRINT" would be matched if the letters "PR" are typed, but not just a " $P$ " since the system command list would match first. A user may replace the primary system list if desired. A command is chosen on a first match basis comparing only the character(s) entered. This means that two or more commands may have the same initial characters and that if only that much is entered then the first one in the list(s) is chosen.

Each entry in the users command list must have the following format:
$\left.\begin{array}{l}+0\end{array} \begin{array}{l}\text { FCB }\end{array} \quad L \quad \begin{array}{l}\text { Where " } L \text { " is the size of the entry in- } \\ \text { cluding this byte }\end{array}\right]$ "<string>' Where "<string>" is the command

The first byte is an entry length byte and is always three more than the length of the command string (one for the length itself plus two for the routine offset). The command string must contain only ASCII alphanumeric characters, no special characters. An offset to the start of the command routine is used instead of an absolute address so that positionindependent programs may contain command tables. The end of the command table is a one byte flag. A -1 (\$FF) specifies that the secondary table is to be searched, or a $-2(\$ F E)$ that command list searching is to be terminated. The table represented as the secondary command list must end with $\mathbf{- 2}$. The first list must end with a -1 if both lists are to be searched, or a -2 if only one list is to be used.

A command routine is entered with the following registers set:
DPR $\rightarrow$ ASSIST09 page work area.
$S \rightarrow \quad$ A return address to the command processor.
$Z=1 \quad$ A carriage return terminated the command name.
$Z=0 \quad$ A space delimiter followed the command name.

A command routine is entered after the delimiter following the command name is typed in. This means that a carriage return may be the delimiter entered with the input device resting on the next line. For this reason the $Z$ bit in the condition code is set so the command routine may determine the current position of the input device. The command routine should ensure that the console device is left on a new line before returning to the command handler.

## .CMDL2

Secondary Command List

## .CMDL2

Code: 44

Description: This entry points to the second list table. The default is a null list followed by a byte of -2 . A complete explanation of the use for this entry is provided under the description of the .CMDL1 entry.

Descriptlon: The responsibility of this handier is to send the character in the A register to the output device. The default routine also follows with padding characters as explained in the description of the OUTCH service. If the output device is not ready to accept a character, then the "pause" subroutine should be called repeatedly while this condition lasts. The address of the pause routine is obtained from the .PAUSE entry in the vector table. The character counts for padding are obtained from the .PAD entry in the table. All ASSIST09 output is done with a call to this appendage. This includes punch processing as well. The default routine sends the character to an ACIA as explained in Paragraph B. 2 Implementation Requirements. The operating environment is as follows:

Input: $\quad A=$ Character to send
DP = ASSIST09 work page
$. P A D=$ Character and new line padding counts
(in vector table)
.PAUSE = Pause routine (in vector table)
Output:
Character sent to the output device
Volatile Registers: None. All work registers must be restored

## .COOFF

## Code: <br> 30

Description: This entry addresses the routine to terminate output device processing. ASSIST09 does not call this routine. It is included for completeness. The default routine is an "RTS".

Input: $\quad$ DP $\rightarrow$ ASSIST09 work page
Output: The output device is terminated
Volatile Registers: None

Description: This entry points to a routine to initialize the standard output device. The default routine initializes an ACIA and is the very same one described under the .CION vector swap definition.

Input:
.ACIA vector entry for the ACIA address
Output: The output device is initialized
Volatile Registers: A, X

## Code: 50

Description: The first byte of this word is used as a flag for the INCHP service routine to determine the requirement of echoing input received from the input handler. A non-zero value means to echo the input; zero not to echo. The echoing will take place even if user handlers are substituted for the default .CIDTA handler as the INCHP service routine performs the echo.

Code: 10
Description: The fast interrupt request routine is located via this pointer. The MC6809 addresses hexadecimal FFF6 to locate the handler when processing a FIRQ. The stack and machine status is as defined for the FIRQ interrupt upon entry to this appendage. It should be noted that this routine is "jumped" to with an indirect jump instruction which adds eleven cycles to the interrupt time before the handler actually receives control. The default handler does an immediate "RTI" which, in essence, ignores the interrupt.

Code:
32
Description: This entry is invoked as a subroutine by the DISPLAY command and passed a parameter list containing the "TO" and "FROM" addresses. The from value is rounded down to a 16 byte address boundary. The default routine displays memory in both hexadecimal and ASCII representations, with a title produced on every 128 byte boundary. The purpose for this vector table entry is for easy implementation of a user routine for special purpose handling of a block of data. (The data could, for example, be sent to a high speed printer for later analysis.) The parameters are all passed on the stack. The environment is as follows:

| Input: | $S+4=$ Start address |
| :--- | :--- |
|  | $S+2=$ Stop address |
|  | $S+0=$ Return Address |
|  | DP $\rightarrow$ ASSIST09 work page |
| Output: | Any purpose desired |
| Volatile Registers: | X, D |

Interrupt Request Vector Appendage
.IRQ

Code: 12
Description: All interrupt requests are passed to the routine pointed to by this vector. Hexadecimal FFF8 is the MC6809 location where this interrupt vector is fetched. The stack and processor status is that defined for the $\overline{\mathbb{R Q}}$ interrupt upon entry to the handler. Since the routine's address is in the vector table, an indirect jump must be done to invoke it. This adds eleven cycles to the interrupt time before the IRQ handler receives control. The default IRQ handler prints the registers and enters the ASSIST09 command handler.

## Code: <br> 16

Description: This entry points to the non-maskable interrupt handler to receive control whenever the processor branches to the address at hexadecimal FFFC. Since ASSIST09 uses the $\overline{\text { NMI }}$ interrupt during trace and breakpoint processing, such commands should not be used if a user handler is in control. This is true unless the user handler has the intelligence to forward control to the default handler if the NMI interrupt has not been generated due to user facilities. The NMI handler given control will have an eleven cycle overhead as its address must be fetched from the vector table.

Character and New Line Pad Count

Code: 48
Description: This entry contains the pad count for characters and new lines. The first of the two bytes is the count of nulls for other characters, and the second is the number of nulls ( $\$ 00$ ) to send out after any line feed is transmitted. The ASCII Escape character (\$10) never has nulls sent following it. The default .CODTA handler is responsible for transmitting these nulls. A user handler may or may not use these counts as required.

The "NULLS" command also sets these two bytes with user specified values.

Code: 40
Description: In order to support real-time (also known as multi-tasking) environments ASSIST09 calls a dead-time routine whenever processing must wait for some external change of state. An example would be when the OUTCH service routine attempts the sending of a character to the ACIA through the default .CODTA handler and the ACIA status registers shows that it cannot yet be accepted. The default dead-time routine resides in a reserved four byte area which contains the single instruction, "RTS". The .PAUSE vector entry points to this routine after standard initialization. This pointer may be changed to point to a user routine which dispatches other programs so that the MC6809 may be utilized more efficiently. Another example of use would be to increment a counter so that dead-time cycle counts may be accumulated for statistical or debugging purposes. The reason for the four byte reserved area (which exists in the ASSIST09 work page) is so other code may be overlayed without the need for another space in the address map to be assigned. For example, a master monitor may be using a memory management unit to assign a complete 64K block of memory to ASSIST09 and the programs being executed/tested under ASSIST09 control. The master monitor wishes, or course, to be reentered when any "dead time" occurs, so it overlays the default routine ("RTS") with its own "SWI". Since the master monitor would be "front ending" all "SWl's" anyway, it knows when a "pause" call is being performed and can redispatch other systems on a time-slice basis.

All registers must be transparent across the pause handler. Along with selected points in ASSIST09 user service processing, there is a special service call specifically for user programs to invoke the pause routine. It may be suggested that if no services are being requested for a given time period (say 10 ms ) user programs should call the .PAUSE service routine so that fair-task dispatching can be guaranteed.

Programmable Timer Module Address

Description: This entry contains the address of the MC6840 programmable timer module (PTM). Alteration of this slot should occur before the MONITR startup service is called as explained in Paragraph B. 4 Initialization. If no PTM is available, then the address should be changed to a zero so that no initialization attempt will take place. Note that if a zero is supplied, ASSIST09 Breakpoint and Trace commands should not be issued.

Code:
18
Description: This entry returns the address of the RESET routine which initializes ASSIST09. Changing it has no effect, but it is included in the vector table in case a user program wishes to determine where the ASSIST09 restart code resides. For example, if ASSIST09 resides in the memory map such that it does not control the MC6809 hardware vectors, a user routine may wish to start it up and thus need to obtain the standard RESET vector code address. The ASSIST09 reset code assigns the default in the work page, calls the vector build subroutine, and then starts ASSIST09 proper with the MONITR service call.

Code: 4
Description: This is a pointer to the reserved interrupt vector routine addressed at hexadecimal FFF0. This MC6809 hardware vector is not defined as yet. The default routine setup by ASSIST09 will cause a register display and entrance to the command handler.

Code: 14
Description: This vector entry contains the address of the Software Interrupt routine. Normally, ASSIST09 handles these interrupts to provide services for user programs. If a user handler is in place, however, these facilities cannot be used unless the user routine "passes on" such requests to the ASSIST09 default handler. This is easy to do, since the vector swap function passes back the address of the default handler when the switch is made by the user. This "front ending" allows a user routine to examine all serivce calls, or alter/replace/extend them to his requirements. Of course, the registers must be transparent across the transfer of control from the user to the standard handler. A "JMP" instruction branches directly to the routine pointed to by this vector entry when a SWI occurs. Therefore, the environment is that as defined for the "SWI" interrupt.

Description: This entry contains a pointer to the SWI2 handler entered whenever that instruction is executed. The status of the stack and machine are those defined for the SWI2 interrupt which has its interrupt vector address at FFF4 hexadecimal. The default handler prints the registers and enters the ASSIST09 command handler.

Code:
6
Description: This entry contains a pointer to the SWI3 handler entered whenever that instruction is executed. The status of the stack and machine are those defined for the SWI3 interurpt which has its interrupt vector address located at hexadecimal FFF2. The default handler prints the registers and enters the ASSIST09 command handler.

## B. 11 MONITOR LISTING

The following pages contain a listing of the ASSIST09 monitor.





00225
00226
00227
00228
00229
00230
00231
00232
00233A F844 0158

```
F846
```

00236A F84A
00237A F84C
00238A F84E
00239A F850
00240A F852
00242A F856
00243A F858
00244A F85A
00245A F85C
00246A F85E
00247A F860
00248A F862
00249A F864
00250A F866
00251A F868
00252A F86A
00254A F86E
00255
00256A F870
00257A F872
00258A F874
00259A F876
00260A F878
00261 A F87A
00262 A F87B
00263 A F87C
00264
00265








00644
00645
00647
00648
00649
-

00654A EA3D 30 00655

[SWI EUNCTION 6]
PCRLF - SEND CR/LF TO CONSOLE HANDLER
INPUT: NONE

* $\quad$ C=0 NO CTL-X, C=1 CTL-X RECIEVED

2PCRLS FCB EOT NULL STRING

* fall Into CR/LF CODE


## ---

```
PAGE 013 ASSISTO9.SA:0 ASSIST09 - MC6809 MONICOR
```

```
00657
```

00658
00659
00660
00661
00662
00663
00664
00665
00666
00667A FA40 86 OD
00668 A FA42 8D A8
00669A EA44 86 OA
00670
00672
00673
00674
00675
00676
00677
00678
00679
00680
00681
00682A FA46 8D A4
00683A FA48 A6
00684A FA4A 81
00685A FA4C 26 E8
00686
00688
00689
00690
00691
00692
00693
00694
00695
00696
00697
00698
00697
00698
00699
00700A FA4E 8D lE
$\begin{array}{lll}00701 A & \text { FA50 8D } & 06 \\ 00702 A & \text { EA5 } 2 \mathrm{~F} & \text { A9 }\end{array}$
$\begin{array}{llll}00703 A & \text { FA54 } & \text { E7 } & \text { E4 } \\ 00704 A & \text { FA56 } & 20 & \text { El }\end{array}$
$\begin{array}{llll}00703 A & \text { FA54 } & \text { E7 } & \text { E4 } \\ \text { 00704A } & \text { FA56 } & 20 & \text { El }\end{array}$
00706
00707
00708
$\begin{array}{lll}00709 A & \text { FA58 } & 8 D \\ 00710 A \\ 007 & 18 \\ 0 & 24 & 05\end{array}$

```
PAGE 014 ASSIST09.SA:0
```

| 00711A FA5C | 81 |  |
| :--- | :--- | :--- |
| $00712 A$ | FA5E | 26 |
| 0 |  |  |
| $00713 A$ | FA6O | 53 |
| $00714 A$ | FA61 | 39 |
| $00715 A$ | FA62 | $8 D$ |
| $00716 A$ | FA64 | $8 D$ |
| $00717 A$ | FA66 | 24 |
| 00718A FA68 | 81 |  |
| $00719 A$ | FA6A | 27 |
| 00720A FA6C | $4 F$ |  |
| 00721A FA6D | 39 |  |

## 00723

00724A FA6E 6E 00725A FA72 AD 00726A FA76 84 00727A EA78 39

00729
00730
00731
00732
00733
00734
00735
00736

| 8A | FA79 |
| :---: | :---: |
| 00740A | FA7D 8D |
| 00741A | FA7F OD |
| 00742A | FA81 26 |
| 00743A | FA83 0d |
| 00744A | FA85 2B |
| 00745A | FA87 30 |
| 00746A | FA89 9C |
| 00747A | FA8B 25 |
| 00748A | FA8D 30 |
| 00749A | FA90 3F |
| 00750A | FA91 |
| 00751A | FA92 09 |
| 00752A | FA94 30 |
| 00753A | EA98 3F |
| 00754A | FA99 |
| 00755A | FA9A 8D |
| 00756A | FA9C 25 |
| 00757A | FA9E 06 |
| 00758A | FAAO 25 |
| 00759A | FAA2 9E |
| 00760A | FAA4 27 |
| 00761A | FAA6 30 |
| 00762A | FAA8 9F |
| 00763A | FAAA 27 |
| 00764A | FAAC 8D |
| 00765A | FAAE 25 |





```
PAGE 017 ASSIST09.SA:0 ASSIST09 - MC6809 MONITOR
```

| 00872A | FB16 | 27 | F7 | fB0F | BEQ | codtad | RELEASE CONTROL IF NOT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00873A | FB18 | A7 | 41 | A | STA | 1, U | STORE INTO DATA REGISTER |
| 00874A | FBla | 39 |  |  | RTS |  | RETURN TO CALLER |
| 00875 |  |  |  |  |  |  |  |



| $\begin{aligned} & 00889 \\ & 00890 \end{aligned}$ |  | * BSOFF - TURN <br> * $A, X$ VOlatile |  |  |  |  | /VERIFY/PUNCH MECHANISM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00891 A | FB27 86 | 14 | A | BSOFF | LDA | \#\$14 | TO DC4 - STOP |
| 00892A | FB29 3F |  |  |  | SWI |  | SEND OUT |
| 00893A | FB2A | 01 | A |  | FCB | OUTCH | FUNCTION |
| 00894A | FB2B 4A |  |  |  | DECA |  | CHANGE TO DC3 (X-OFF) |
| 00895A | FB2C 3F |  |  |  | SWI |  | SEND OUT |
| 00896A | FB2D | 01 | A |  | FCB | OUTCH | FUNCTION |
| 00897A | FB2E OA | 8F | A |  | DEC | MISELG | CLEAR LOAD IN PROGRESS FLAG |
| 00898A | FB30 8E | 61A8 | A |  | LDX | \#25000 | DELAY 1 SECOND (2MHZ CLOCK) |
| 00899A | FB33 30 | $1 F$ | A | BSOFLP | LEAX | -1, X | COUNT DOWN |
| 00900A | FB35 26 | FC | FB3 3 |  | BNE | BSOFLP | LOOP TILL DONE |
| 00901 A | FB37 39 |  |  |  | RTS |  | RETURN TO CALLER |



| PAGE 0 | 018 A | ASSIST09.SA:0 |  |  | ASSIST09 - MC6809 |  |  | MONITOR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00924 A | FB47 |  | 00 | A |  | FCB | INCHNP | FUNCTION |
| 00925 A | FB48 | 81 | 39 | A |  | CMPA | *'9 | ? HAVE S9 |
| 00926A | FB4A | 27 | 22 | FB6E |  | BEQ | BSDSRT | YES, RETURN GOOD CODE |
| 00927A | FB4C | 81 | 31 | A |  | CMPA | \#'1 | ? HAVE NEW RECORD |
| 00928 A | FB4E | 26 | F2 | FB42 |  | BNE | BSDLD2 | BRANCH If NOT |
| 00929A | FB50 | 6F | E4 | A |  | CLR | , S | CLEAR CHECKSUM |
| 00930A | FB52 | 8D | 21 | FB75 |  | BSR | BYTE | OBTAIN BYTE COUNT |
| 00931 A | FB54 | E7 | 61 | A |  | STB | 1,S | SAVE FOR DECREMENT |
| 00932 |  |  |  |  | * READ | ADDRE |  |  |
| 00933 A | FB56 | 8D | 10 | FB75 |  | BSR | BYTE | ObTAIN high value |
| 00934 A | FB58 | E7 | 62 | A |  | STB | 2,S | SAVE IT |
| 00935A | FB5A | 8D | 19 | FB75 |  | BSR | BYTE | OBTAIN LOW VALUE |
| 00936 A | FB5C | A6 | 62 | A |  | LDA | 2, S | MAKE D=VALUE |
| 00937A | FB5E | 31 | CB | A |  | LEAY | D, U | Y=ADDRESS+OFFSET |
| 00938 |  |  |  |  | * STORE | TEXT |  |  |
| 00939A | FB60 | 8D | 13 | F875 | BSDNXT | BSR | BYTE | NEXT BYTE |
| 00940A | FB62 | 27 | OC | FB70 |  | BEQ | BSDEOL | BRANCH IF CHECKSUM |
| 00941A | FB64 | 6D | 69 | A |  | TST | 9, S | $?$ VERIFY ONLY |
| 00942A | FB66 | 2B | 02 | FB6A |  | BMI | BSDCMP | YES, ONLY COMPARE |
| 00943A | FB68 | E7 | A4 | A |  | STB | , Y | STURE INTO MEMORY |
| 00944A | FB6A | El | AO | A | BSDCMP | CMPB | , Y+ | ? VALID RAM |
| 00945A | FB6C | 27 | F2 | FB60 |  | BEQ | BSDNXT | Yes, CONTINUE READING |
| 00946A | FB6E | 35 | 92 | A | BSDSRT | PULS | PC, $X, A$ | RETURN WITH 2 SET PROPER |
| 00948A | FB70 | 4C |  |  | BSDEOL | INCA |  | ? VALID CHECKSUM |
| 00949A | FB71 | 27 | $C D$ | FB40 |  | BEQ | BSDLD | BRANCH YES |
| 00950A | FB73 | 20 | F9 | FB6E |  | BRA | BSDSRT | RETURN $\mathrm{Z}=0$ INVALID |
| 00952 |  |  |  |  | * BYte | BUILD | 8 BIT | LUE FROM TWO HEX DIGITS IN |
| 00953 A | FB75 | 8D | 12 | FB89 | BYTE | BSR | BYTHEX | OBTAIN FIRST HEX |
| 00954A | FB77 | C6 | 10 | A |  | LDB | \#16 | PREPARE SHIFT |
| 00955A | FB79 | 3D |  |  |  | MUL |  | OVER TO A |
| 00956A | FB7A | 8D | OD | FB89 |  | BSR | BYTHEX | OBTAIN SECOND HEX |
| 00957A | FB7C | 34 | 04 | A |  | PSHS | B | SAVE HIGH HEX |
| 00958A | FB7E | AB | E0 | A |  | ADDA | , S+ | COMBINE BOTH SIDES |
| 00959A | FB80 | 1F | 89 | A |  | TFK | A, B | SEND BACK IN B |
| 00960A | FB82 | AB | 62 | A |  | ADDA | 2,5 | COMPUTE NEW CHECKSUM |
| 00961A | FB84 | A7 | 62 | A |  | STA | 2.5 | STORE BACK |
| 00962A | FB86 | 6A | 63 | A |  | DEC | 3.5 | DECREMENT BYtE COUNT |
| 00963 A | FB88 | 39 |  |  | BYTRTS | RTS |  | RETURN TO CALLER |
| 00965A | FB89 | 3 F |  |  | BYTHEX | SWI |  | GET NEXT HEX |
| 00966A | FB8A |  | 00 | A |  | FCB | INCHNP | CHARACTER |
| 00967A | FB8B | 17 | 01 D 4 | FD62 |  | LBSR | CNVHEX | CONVERT TO HEX |
| 00968A | FB8E | 27 | F8 | FB88 |  | BEQ | BYTRTS | RETURN IF VALID HEX |
| 00969A | FB90 | 35 | F2 | A |  | PULS | PC,U,Y | , A RETURN TO CALLER WITH $\mathrm{z}=0$ |
| 00971 |  |  |  |  | * PUNCH | Stac | USE: S | =TO ADDRESS |
| 00972 |  |  |  |  |  |  |  | =RETURN ADDRESS |
| 00973 |  |  |  |  | * |  |  | =SAVED PADDING VALUES |
| 00974 |  |  |  |  | * |  |  | FROM ADDRESS |
| 00975 |  |  |  |  | * |  |  | =FRAME COUNT/CHECKSUM |
| 00976 |  |  |  |  | * |  |  | = BYTE COUNT |
| 00977A | FB92 | 2 DE | F2 | A | BSDPUN | LDU | Vectab | Pad load padding values |
| 00978A | FB94 | 4 AE | 64 | A |  | LDX | 4, 5 | X=FROM ADDRESS |
| 00979A | FB96 | 34 | 56 | A |  | PSHS | U, X, D | CREATE STACK WORK AREA |
| 00980A | FB98 | 8 CC | 0018 | A |  | LDD | \# 24 | SET $A=0, B=24$ |





| PAGE | 022 A | ASSIST09.SA:0 |  |  | ASSIST09 - MC6809 |  |  | 9 MONITOR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 01149A | FC89 | 26 | 12 | FC9D |  | BNE | REGCNG | BRANCH YES |
| 01150A | FC8B | 6D | 3 F | A |  | TST | -1, Y | 3 ONE OR TWO BYTES |
| 01151A | FC8D | 27 | 03 | FC92 |  | BEQ | REGP3 | BRANCH ZERO MEANS ONE |
| 01152 A | FC8F | 3 F |  |  |  | SWI |  | PERFORM NORD HEX |
| 01153A | FC90 |  | 05 | A |  | FCB | OUT4HS | FUNCTION |
| 01154A | FC91 |  | 8 C | A |  | FCB | SKIP2 | SKIP BYTE PRINT |
| 01155A | FC92 | 3F |  |  | REGP3 | SWI |  | PERFORM BYTE HEX |
| 01156A | FC93 |  | 04 | A |  | FCB | OUT2HS | EUNCTION |
| 01157A | FC94 | EC | A0 | A | REG 4 | LDD | ,Y+ | TO FRONT OF NEXT ENTRY |
| 01158A | FC96 | 5D |  |  |  | TSTB |  | ? END OF ENTRIES |
| 01159A | FC97 | 26 | DF | FC78 |  | BNE | REGP1 | LOOP IF MORE |
| 01160A | FC99 | 3F |  |  |  | SWI |  | FORCE NEW LINE |
| 01161A | FC9A |  | 06 | A |  | FCB | PCRLF | FUNCTION |
| 01162A | FC9B | 35 | B2 | A | REGRTN | PULS | PC, Y, X, A | RESTORE STACK AND RETURN |
| 01164A | FC9D | 8D | 40 | FCDF | REGCNG | BSR | BLDNNB | INPUT BINARY NUMBER |
| 01165A | EC9F | 27 | 10 | FCBI |  | BEQ | REGNXC | If CHANGE THEN JUMP |
| 01166A | FCAl | 81 | OD | A |  | CMPA | \#CR | ? NO MORE DESIRED |
| 01167A | FCA3 | 27 | 1 E | FCC3 |  | BEQ | REGAGN | BRANCH NOPE |
| 01168A | FCA 5 | E6 | 3F | A |  | LDB | -1, Y | LOAD SIEE FLAG |
| 01169A | FCA 7 | 5A |  |  |  | DECB |  | MINUS ONE |
| 01170A | FCA8 | 50 |  |  |  | NEGB |  | MAKE POSITIVE |
| 01171A | FCA9 | 58 |  |  |  | ASLB |  | TIMES TWO ( $=2$ OR $=4$ ) |
| 01172A | FCAA | 3 F |  |  | REGSKP | SWI |  | PERFORM SPACES |
| 01173 A | FCAB |  | 07 | A |  | FCB | SPACE | FUNCTION |
| 01174A | FCAC | 5A |  |  |  | DECB |  |  |
| 01175A | FCAD | 26 | FB | FCAA |  | BNE | REGSKP | LOOP IF MORE |
| 01176 A | FCAF | 20 | E3 | FC94 |  | BRA | REG4 | CONTINUE WITH NEXT REGISTER |
| 01177A | FCBl | A7 | E4 | A | REGNXC | STA | ,S | SAVE DELIMITER IN OPTION |
| 01178 |  |  |  |  |  |  |  | (ALWAYS > 0) |
| 01179A | FCB3 | DC | 9 B | A |  | LDD | NUMBER | OBTAIN BINARY RESULT |
| 01180A | FCB5 | 6D | 3 F | A |  | TST | -1,Y | ? TWO BYTES WORTH |
| 01181A | FCB7 | 26 | 02 | FCBB |  | BNE | REGTWO | BRANCH YES |
| 01182A | FCB9 | A6 | 82 | A |  | LDA | , -X | SETUP FOR TWO |
| 01183A | FCBB | ED | 84 | A | REGTWO | STD | , X | Store in new value |
| 01184A | FCBD | A6 | E4 | A |  | LDA | , 5 | RECOVER DELIMITER |
| 01185A | FCBF | 81 | OD | A |  | CMPA | \#CR | ? END OF CHANGES |
| 01186 A | FCCl | 26 | D1 | FC94 |  | BNE | REG4 | NO, KEEP ON TRUCK'N |
| 01187 |  |  |  |  | * MOVE | STACKED | data to | NEW STACK IN CASE STACK |
| 01188 |  |  |  |  | * POIN | TER HAS | CHANGED |  |
| 01189A | FCC3 | 30 | 8D | E28A | REGAGN | LeAX | TSTACK, PC | CR LOAD TEMP AREA |
| 01190A | FCC7 | C6 | 15 | A |  | LDB | \#21 | LOAD COUNT |
| 01191A | FCC9 | 35 | 02 | A | REGTE 1 | PULS | A | NEXT BYTE |
| 01192A | FCCB | A7 | 80 | A |  | STA | , $\mathrm{X}+$ | STORE INTO TEMP |
| 01193 A | FCCD | 5A |  |  |  | DECB |  | COUNT DOWN |
| 01194 A | FCCE | 26 | F9 | FCC9 |  | BNE | REGTFl | LOOP IF MORE |
| 01195A | FCDO | 10EE | 88 | EC A |  | LDS | -20, X | LOAD NEW STACK POINTER |
| 01196 A | FCD4 | C6 | 15 | A |  | LDB | \#21 | LOAD COUN'S AGAIN |
| 01197 A | ECD6 | A6 | 82 | A | REGTF2 | LDA | , -x | NEXT TO STORE |
| 01198 A | FCD8 | 34 | 02 | A |  | PSHS | A | BACK ONTO NEW STACK |
| 01199A | FCDA | 5A |  |  |  | DECB |  | COUNT DOWN |
| 01200 A | FCDB | 26 | F9 | FCD6 |  | BNE | REGTF 2 | LOOP IF MORE |
| 01201 A | F FCDD | 20 | $B C$ | FC9B |  | BRA | REGRTN | GO RESTART COMMAND |
| 01203 |  |  |  |  | ****** | ******** | ********** | *********************** |
| $\begin{aligned} & 01204 \\ & 01205 \end{aligned}$ |  |  |  |  | $\begin{aligned} & \text { * BLDI } \\ & \text { * THE } \end{aligned}$ | NUM - BU ACTIVE | UILDS BIN EXPRESSI | ARY VALUE FROM INPUT HEX ON HANDLER IS USED. |



| PAGE | 024 A | ASSIST09.SA: 0 |  |  | ASSIST09 - MC6809 MONITOR |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 01264 A | FDlf | 34 | 02 | A |  | PSHS | A | SAVE DELIMITER |
| 01265A | FD21 | DC | 9 B | A |  | LDD | NUMBER | LOAD NEW TERM |
| 01266 A | FD23 | 30 | 8B | A | EXPADD | LEAX | D, X | ADD To X |
| 01267 A | FD25 | 9F | 9 B | A |  | STX | NUMBER | STORE AS NEW RESULT |
| 01268A | ED27 | 35 | 02 | A |  | PULS | A | RESTORE DELIMITER |
| 01269A | FD29 | 20 | EC | FDI 7 |  | BRA | EXPCDL | NOW TEST I'r |
| 01270A | FD2B | 81 | 2D | A | EXPCHM | CMPA | \#'- | ? SUBTRACT OPERATOR |
| 01271 A | FD2D | 27 | 07 | FD36 |  | BEQ | EXPSUB | BRANCH IF So |
| 01272A | FD2F | 81 | 40 | A |  | CMPA | \#' ${ }^{\text {a }}$ | ? INDIRECTION DESIRED |
| 01273A | FD31 | 27 | DA | FDOD |  | BEQ | EXPTDI | BRANCH IF SO |
| 01274A | FD33 | 5 F |  |  |  | CLRB |  | SET DELIMITER RETURN |
| 01275A | FD34 | 20 | CF | FD05 |  | BRA | EXPRTN | AND RETURN TO CALLER |
| 01276A | FD36 | 8D | 0A | FD4 2 | EXPSUB | BSR | EXPTRM | OBTAIN NEXT TERM |
| 01277A | FD38 | 34 | 02 | A |  | PSHS | A | SAVE DELIMITER |
| 01278A | FD3A | DC | 9 B | A |  | LDD | NUMBER | LOAD UP NEXT TERM |
| 01279A | FD3C | 40 |  |  |  | NEGA |  | NEGATE A |
| 01280A | FD3D | 50 |  |  |  | NEGB |  | NEGATE B |
| 01281A | FD3E | 82 | 00 | A |  | SBCA | \#0 | CORRECT FOR A |
| 01282A | FD40 | 20 | El | FD23 |  | BRA | EXPADD | GO ADD TO EXPRESION |
| 01283 |  |  |  |  |  |  |  |  |
| 01284 |  |  |  |  | * OUTPUT: X=OLD VALUE |  |  |  |
| 01285 |  |  |  |  | * 'NUMBER'=NEXT TERM |  |  |  |
| 01286A | FD42 | 8D | 9D | FCE1 | EXPTRM | BSR | BLDNUM | Obtain next value |
| 01287A | FD44 | 27 | 32 | FD78 |  | BEQ | CNVRTS | RETURN IF VALID NUMBER |
| 01288A | FD46 | 16 | FCl3 | F95C | BLDBAD | LBRA | CMDBAD | ABORT COMMAND IF INVALID |
| 01290 |  |  |  |  | ************************************************ |  |  |  |
| 01291 |  |  |  |  | * BUILD BINARY VALUE USING INPUT CHARACTERS. |  |  |  |
| 01292 |  |  |  |  | * InPUT: A=ASCII Hex value or delimiter |  |  |  |
| 01293 |  |  |  |  |  | SP+0=RETURN ADDRESS |  |  |
| 01294 |  |  |  |  | * SP+2=16 BIT RESULT AREA |  |  |  |
| 01295 |  |  |  |  | * OUTPUT: $\mathrm{z}=1 \mathrm{~A}=\mathrm{BINARY}$ VALUE |  |  |  |
| 01296 |  |  |  |  |  |  |  |  |
| 01297 |  |  |  |  | * VOLATILE: D |  |  |  |
| 01298 |  |  |  |  | ***** | ****** | ******** | *************** |
| 01299A | FD49 | OF | 9 B | A | BLDHXI | CLR | NUMBER | CLEAR NUMBER |
| 01300A | FD4B | OF | 9 C | A |  | CLR | NUMBER+1 | Clear number |
| 01301 A | FD4D | 8D | 2A | FD79 | BLDHEX <br> BLDHXC | BSR | READ | GET INPUT CHARACTER |
| 01302 A | FD4F | 8D | 11 | FU62 |  | BSR | CNVHEX | CONVERT AND TEST CHARACTER |
| 01303A | FD51 | 26 | 25 | FD78 |  | BNE | CNVRTS | RETURN IF NOT A NUMBER |
| 01304 A | FD53 | C6 | 10 | A |  | LDB | \#16 | PREPARE SHIF'S |
| 01305A | FD55 | 3D |  |  |  | MUL |  | BY FOUR PLACES |
| 01306A | FD56 | 86 | 04 | A |  | LDA | \# 4 | ROTATE BINARY INTO VALUE |
| 01307A | FD58 | 58 |  |  | BLDSHF | ASLB |  | ObTAIN NEXT BIT |
| 01308A | FD59 | 09 | 9 C | A |  | ROL | NUMBER+1 | Into Low byte |
| 01309A | FD5B | - 09 | 9 B | A | A | ROL | NUMBER | INTO HI BYTE |
| 01310A | FD5D | 4A |  |  | DECA |  |  | COUNT DOWN |
| 01311A | FD5E | 26 | F8 | FD58 | BNE <br> BRA |  | BLDSHF | BRANCH IF MORE TO DO |
| 01312A | FD60 | 20 | 14 | FD76 |  |  | CNVOK | SET GOOD RETURN CODE |
| 01314 |  |  |  |  | **************************************** |  |  |  |
| 01315 |  |  |  |  | * CONVERT ASCII CHARACTER TO BINARY BYTE <br> * InPUT: A=ASCII |  |  |  |
| 01316 |  |  |  |  |  |  |  |  |
| 01317 |  |  |  |  |  |  |  |  |
| 01318 |  |  |  |  | $2=0$ IF INVALID |  |  |  |
| 01319 |  |  |  |  | * ALL | REG IS | RS TRANSPA | ARENT |




PAGE 026 ASSIST09.SA:0 ASSIST09 - MC6809 MONITOR

| 01375A FDB3 86 | $3 F$ | A | LDA | \#\$3F | READY "SWI" OPCODE |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $01376 A$ FDB5 | A7 | B1 | A | STA | $[, Y++]$ | STORE AND MOVE UP TABLE |
| $01377 A$ | FDB7 20 | F3 | FDAC | BRA | ARMLOP | AND CONTINUE |


| 01379 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 01380A | FDB9 | 8D | C8 | FD83 | CCALL | BSR | GOADDR | FETCH ADDRESS IF NEEDED |
| 01381 A | FDBB | 35 | 7 F | A |  | PULS | U,Y, X, | D,CC RESTORE USERS REGISTERS |
| 01382A | FDBD | AD | Fl | A |  | JSR | [,S++] | CALL USER SUBROUTINE |
| 01383A | FDBF | 3F |  |  | CGOBRK | SWI |  | PERFORM BREAKPOINT |
| 01384A | FDC0 |  | 0A | A |  | FCB | BRKPT | FUNCTION |
| 01385A | FDCl | 20 | FC | FDBE |  | BRA | CGOBRK | LOOP UNTIL USER CHANGES PC |


| 01387 |  |  |  |  | ****************MEMORY - DISPLAY/CHANGE MEMORY |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 01388 |  |  |  |  | * CMEMN AND CMPADP ARE DIRECT ENTRY POINTS FROM |  |  |  |
| 01389 |  |  |  |  | THE | COMMAND | HANDLER | OR QUICK COMMANDS |
| 01390A | EDC3 | 17 | 009A | FE60 | CMEM | LBSR | CDNUM | OBTAIN ADDRESS |
| 01391A | EDC6 | DD | 9 E | A | CMEMN | STD | ADDR | STORE DEFAULT |
| 01392A | FDC8 | 9E | 9 E | A | CMEM2 | LDX | ADDR | LOAD POINTER |
| 01393 A | EDCA | 17 | FCOC | F9D9 |  | LBSR | ZOUT 2 H | SEND OUT HEX VALUE OF BYte |
| 01394 A | FDCD | 86 | 2D | A |  | LDA | \#'- | LOAD DELIMITER |
| 01395A | FDCF | 3 F |  |  |  | SWI |  | SEND OUT |
| 01396A | FDDO |  | 01 | A |  | FCB | OUTCH | FUNCTION |
| 01397A | EDD1 | 17 | FFOB | FCDE | CMEM4 | LBSR | BLDNNB | OBTAIN NEW BYTE VALUE |
| 01398A | FDD4 | 27 | 0A | FDEO |  | BEQ | CMENUM | BRANCH IF NUMBER |
| 01399 |  |  |  |  | * Сома | - SKIP | BYTE |  |
| 01400A | FDD6 | 81 | 2C | A |  | CMPA | \#' | ? COMMA |
| 01401A | FDD8 | 26 | OE | FDE8 |  | BNE | CMNOTC | BRANCH NOT |
| 01402A | FDDA | 9F | 9E | A |  | STX | ADDR | UPDATE POINTER |
| 01403A | FDDC | 30 | 01 | A |  | LEAX | 1,X | TO NEXT BYTE |
| 01404A | FDDE | 20 | Fl | FDDl |  | BRA | CMEM 4 | AND INPUT IT |
| 01405A | FDEO | D6 | 9C | A | CMENUM | LDB | NUMBER+1 | LOAD LOW BYTE VALUE |
| 01406A | FDE2 | 8D | 47 | FE2B |  | BSR | MUPDAT | GO OVERLAY MEMORY BYTE |
| 01407A | EDE4 | 81 | 2C | A |  | CMPA | \#', | ? CONTINUE WITH NO DISPLAY |
| 01408A | EDE6 | 27 | E9 | FDD1 |  | BEQ | CMEM4 | BRANCH YES |
| 01409 |  |  |  |  | * QUOTE | ED STRI |  |  |
| 01410A | FDE8 | 81 | 27 | A | CMNOTC | CMPA | \#'' | ? QUOTED STRING |
| 01411A | FDEA | 26 | OC | FDF8 |  | BNE | CMNOTQ | BRANCH NO |
| 01412A | FDEC | 8D | 8B | FD79 | CMESTK | BSR | READ | OBTAIN NEXT CHARACTER |
| 01413A | FUEE | 81 | 27 | A |  | CMPA | \#'' | ? END OF QUOTED STRING |
| 01414A | FDF0 | 27 | 0 C | FDEE |  | BEQ | CMSPCE | YES, QUIT STRING MODE |
| 01415A | EDE2 | $1 F$ | 89 | A |  | TFR | A, B | TO B FOR SUBROUTINE |
| 01416 A | FDE4 | 8D | 35 | FE2B |  | BSR | MUPDAT | GO UPDATE BYTE |
| 01417A | FDF6 | 20 | F4 | FDEC |  | BRA | CMESTR | GET NEXT CHARACTER |
| 01418 |  |  |  |  | BLANK | - NEX | b byte |  |
| 01419A | FDF8 | 81 | 20 | A | CMNOTQ | CMPA | \# \$ 20 | ? BLANK FOR NEXT BYTE |
| 01420A | FDFA | 26 | 06 | FEO2 |  | BNE | CMNOTB | BRANCH NOT |
| 01421A | FDFC | 9 F | 9 E | A |  | STX | ADDR | UPDATE POINTER |
| 01422A | FDFE | 3F |  |  | CMSPCE | SWI |  | GIVE SPACE |
| 01423A | FUPF |  | 07 | A |  | FCB | SPACE | FUNCTION |
| 01424A | FE00 | 20 | C6 | FDC8 |  | BRA | CMEM2 | NOW PROMPT FOR NEXT |
| 01425 |  |  |  |  | * LINE | FEED | NEXT BYT | E WITH ADDRESS |
| 01426A | FEO2 | 81 | OA | A | CMNOTB | CMPA | \#LF | ? LINE FEED FOR NEXT BYTE |
| 01427A | FE04 | 26 | 08 | FEOE |  | BNE | CMNOTL | BRANCH NO |
| 01428A | FE06 | 86 | OD | A |  | LDA | \#CR | GIVE CARRIAGE RETURN |


| PAGE | 027 A | ASSIST09.SA:0 |  |  | ASSIST09 - MC6809 MONITOR |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 01429A | FE08 | 3 F |  |  |  | SWI |  | TO CONSOLE |
| 01430A | FE09 |  | 01 | A |  | FCB | OUTCH | HANDLER |
| 01431A | FEOA | 9 F | 9E | A |  | STX | ADDR | STORE NEXT ADDRESS |
| 01432A | FEOC | 20 | OA | FEl 8 |  | BRA | CMPADP | BRANCH TO SHOW |
| 01433 |  |  |  |  | * UP AR | ARROW - | PREVIOUS | BYTE AND ADDRESS |
| 01434A | FEOE | 81 | 5E | A | CMNOTL | CMPA | \#'0 | ? UP ARROW FOR PREVIOUS BYTE |
| 01435A | FEl0 | 26 | 0A | FEIC |  | BNE | CMNOTU | BRANCH NOT |
| 01436A | FE12 | 30 | 1 E | A |  | LEAX | -2, X | DOWN TO PREVIOUS BYTE |
| 01437A | FEl4 | 9 F | 9 E | A |  | STX | ADDR | STORE NEW POINTER |
| 01438A | FEl 6 | 3 F |  |  | CMPADS | SWI |  | FORCE NEW LINE |
| 01439A | FE17 |  | 06 | A |  | FCB | PCRLF | FUNCTION |
| 01440A | FE18 | 8D | 07 | FE21 | CMPADP | PSR | PRTADR | GO PRINT ITS VALUE |
| 01441A | FELA | 20 | AC | FDC8 |  | BRA | CMEM2 | THEN PROMPT FOR INPUT |
| 01442 |  |  |  |  | * SLASI | II - NE | T BYTE WI | H ADDRESS |
| 01443 A | FElC | 81 | 2 F | A | CMNOTU | CMPA | \#'/ | ? SLASH FOR CURRENT DISPLAY |
| 01444A | FElE | 27 | F6 | FE16 |  | BEQ | CMPADS | YES, SEND ADDRESS |
| 01445A | FE20 | 39 |  |  |  | RTS |  | REIURN FROM COMMAND |
| 01447 |  |  |  |  | * PRINT | T CURR | NT ADDRES |  |
| 01448 A | FE21 | 9E | 9 E | A | PRTADR | LDX | ADDR | LOAD POINTER VALUE |
| 01449A | FE2 3 | 34 | 10 | A |  | PSHS | X | SAVE X ON STACK |
| 01450A | FE25 | 30 | E4 | A |  | LEAX | ,S | POINT TO IT FOR DISPLAY |
| 01451A | FE27 | 3F |  |  |  | SWI |  | DISPLAY POINTER IN HEX |
| 01452A | FE28 |  | 05 | A |  | FCB | OUT4HS | FUNCTION |
| 01453A | FE29 | 35 | 90 | A |  | PULS | PC, X | RECOVER POINTER AIND RETURN |
| 01455 |  |  |  |  | * UPDAT | TE BYT |  |  |
| 01456A | FE2B | 9E | 9E | A | MUPDAT | LDX | ADDR | LOAD NEXT RYTE POINTER |
| 01457A | FE2D | E7 | 80 | A |  | STB | , $\mathrm{X}+$ | STORE AND INCREMENT X |
| 01458A | FE2F | El | 1 F | A |  | CMPB | $-1, \mathrm{X}$ | ? SUCCESFULL STORE |
| 01459A | FE31 | 26 | 03 | FE36 |  | BNE | MUPBAD | BRANCH FOR '?' IF NOT |
| 01460A | FE33 | 9F | 9 E | A |  | STX | ADDR | STORE NEW POINTER VALUE |
| 01461A | FE35 | 39 |  |  |  | RTS |  | BACK TO CALLER |
| 01462A | FE36 | 34 | 02 | A | MUPBAD | PSHS | A | SAVE A REGISTER |
| 01463A | FE38 | 86 | 3 F | A |  | LDA | \#'? | SHOW INVALID |
| 01464A | FE3A | 3F |  |  |  | SWI |  | SEND OUT |
| 01465A | FE3B |  | 01 | A |  | FCB | OUTCH | FUNCTION |
| 01466A | FE3C | 35 | 82 | A |  | PULS | PC, A | RETURN TO CALLER |
| 01468 |  |  |  |  | ****** | ****** | *******WI | NDOW - SET WINDOW VALUE |
| 01469A | A FE3E | 8D | 20 | FE60 | CWINDO | BSR | CDNUM | OBTAIN WINDOW VALUE |
| 01470A | Fe40 | DD | AO | A |  | STD | WINDOW | STORE IT IN |
| 01471A | FE42 | 39 |  |  |  | RTS |  | END COMmAND |
| 01473 |  |  |  |  | ****** | ******* | *****DISP | LAY - HIGH SPEED DISPLAY MEMORY |
| 01474 A | FE43 | 38 D | 1 B | FE60 | CDISP | BSR | CDNUM | FE'ICH ADDRESS |
| 01475A | FE45 | C4 | F0 | A |  | ANDB | \#\$F0 | FORCE TO 16 BOUNDRY |
| 01476A | A FE47 | 7 lF | 02 | A |  | TFR | D, Y | SAVE IN Y |
| 01477A | A FE49 | 30 | 2F | A |  | LEAX | 15, Y | DEFAULT LENGTH |
| 01478A | A FE4B | B 25 | 04 | FE51 |  | BCS | CDISPS | BRANCH IF END OF INPUT |
| 01479A | A FE4D | 8D | 11 | FE60 |  | BSR | CDNUM | OBTAIN COUNT |
| 01480A | A FE4F | 30 | AB | A |  | LEAX | D, Y | ASSUME COUNT, COMPUTE END ADDR |
| 01481 A | FE51 | 14 | 30 | A | CDISPS | PSHS | Y, X | SETUP PARAMETERS FOR HSDATA |
| 01482 A | A FE53 | 310 A3 | 62 | A |  | CMPD | 2,5 | ? WAS IT COUNT |



| 01501 |  |  |
| :--- | :--- | :--- |
| $01502 A$ | FE71 | 8D |
| $01503 A$ | FE73 | $1 F$ |
| 01503 |  |  |
| $01504 A$ | FE75 | $8 D$ |
| $01505 A$ | FE77 | $6 F$ |
| $01506 A$ | FE79 | 34 |
| $01507 A$ | FE7B | AD |
| $01508 A$ | FE7F | AD |
| $01509 A$ | FE83 | 34 |
| $01510 A$ | FE85 | AD |
| $01511 A A$ | FE89 | 35 |
| $01512 A$ | FE8B | 26 |
| $01513 A$ | FE8D | 35 |


|  |  | *****************PUNCH |  |  | - PUNCH MEMORY IN Sl-S9 format |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ED | FE60 | CPUNCH | BSR | CDNUM | OBTAIN START ADDRESS |
| C2 | A |  | TFR | D, Y | SAVE IN Y |
| E9 | FE60 |  | BSR | CDNUM | OBTAIN END ADDRESS |
| E2 | A |  | CLR | ,-S | SETUP PUNCH FUNCTION CODE |
| 26 | A |  | PSHS | Y, D | STORE VALUES ON STACK |
| 9D | El65 | CCALBS | JSR | [VECTAB+ | . $\operatorname{BSON,PCR]~INITIALIZE~HANDLER~}$ |
| 9 D | El63 |  | JSR | [VECTAB+ | . BSDTA,PCR1 PERFORM FUNCTION |
| 01 | A |  | PSIIS | CC | SAVE RETURN CODE |
| 9D | El5F |  | JSR | [VECTAB+ | . BSOFF, PCR] TURN OFF HANDLER |
| 01 | A |  | PULS | CC | OBTAIN CONDITION CODE SAVED |
| El | FE6E |  | BNE | CDBADN | BRANCH IF ERROR |
| B2 | A |  | PULS | PC, Y, X, A | RETURN FROM COMMAND |

01516 F FE8F 8D 01
01517 A FE91

01519A FE92 33
01520A FE94 33 01521A FE96 27 01522A FE98 8D 01523A FE9A 01524A FE9B 4F 01525A FE9C 5F 01526A FE9D 34 01527A FE9F 20
01
01

| FE92 | CLOAD |  | ***LOAD | CALL SETUP AND PASS CODE |
| :---: | :---: | :---: | :---: | :---: |
| A |  | FCB | 1 | LOAD FUNCTION CODE FOR PACKET |
| A | Clvofs | Leau | [, S++] | LOAD CODE IN HIGH BYTE OF U |
| A |  | Leau | [,U] | NOT CHANGING CC AND RESTORE S |
| FE9 ${ }^{\text {a }}$ |  | BEQ | CLVDFT | BRANCH IF CARRIAGE RETURN NEXT |
| FE60 |  | BSR | CDNUM | OBTAIN OfFSET |
| AFE7A |  | FCB | SKIP2 | SKIP DEFAULT OFFSET |
|  | CLVDFT | CLRA |  | CREATE ZERO OFFSET |
|  |  | CLRB |  | AS DEFAULT |
|  |  | PSHS | U,DP,D | SETUP CODE, NULL wORD, OFFSET |
|  |  | BRA | CCALBS | ENTER CALL TO BS ROUTINES |


PAGE 029 ASSIST09.SA:0 ASSIST09 - MC6809 MONI'TOR

| 01533 |  |  |
| :--- | :--- | :--- |
| 01534 |  |  |
| 015 |  |  |
| $01535 A$ | FEA4 | 8D |
| $01536 A$ | FEA6 | DD |
| $01537 A$ | EEAB | 32 |
| $01538 A$ | FEAA | EE |
| $01539 A$ | FEAD | DF |
| $01540 A$ | FEAF | DE |
| $01541 A$ | FEB1 | CC |
| 01542 |  |  |
| $01542 A$ | FEB4 | ED |
| $01543 A$ | FEB6 | 3B |



01545
01546 A FEB7 8D A7
01547A FEB9 DD
01548A FEBB 39
F2

| 01550 |  |  |
| :--- | :--- | :--- |
| $01551 A$ | FEBC | 27 |
| $01552 A$ | FEBE | $8 D$ |
| $01553 A$ | FECO | DD |
| $01554 A$ | FEC2 | 39 |
| 015 | 30 |  |
| $01555 A$ | FEC3 | 30 |
| $01556 A$ | FEC5 | $9 F$ |
| $01557 A$ | FEC7 | 39 |


| $\begin{aligned} & 01559 \\ & 01560 \end{aligned}$ |  |  |
| :---: | :---: | :---: |
| 01561A | FEC 8 8D | 96 |
| 01562A | FECA 15 | 01 |
| 01563A | FECC 8D | 92 |
| 01564 |  |  |
| 01565A | FECE 30 | 01 |
| 01566A | FEDO 34 | 30 |
| 01567A | FED2 A3 | E4 |
| 01568A | FED4 ED | E4 |
| 01569A | FED6 30 | 61 |
| 01570A | FED8 1D |  |
| 01571A | FED9 Al | E4 |
| 01572A | FEDB 26 | 02 |
| 01573A | FEDD 3F |  |
| 01574A | FEDE | 04 |
| 01575A | FEDF EE | E4 |
| 01576A | FEE1 33 | 5 F |
| 01577A | FEE3 EF | 84 |
| 01578A | FEE5 3F |  |
| 01579A | FEE6 | 05 |
| 01580A | FEE7 3F |  |
| 01581A | FEE8 | 06 |
| 01582A | FEE9 35 | 96 |
| 01583 |  |  |







| PAGE | 032 | ASS | 09.5 | SA: 0 | ASSIST09 - MC6809 MONITOR |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 01700 |  |  |  |  | *************************************************** |  |  |  |  |  |  |
| 01701 |  |  |  |  |  | * |  | DEFAULT | INTERRUPT T | RANSFERS |  |
| 01702 |  |  |  |  |  | **************************************************** |  |  |  |  |  |
| 01703A | FFD4 | 6 E | 9 D | DFEE |  | RSRVD | JMP | [VECTA | . RSVD, PCR] | RESERVED VECT |  |
| 01704 A | FFD8 | 6 E | 9 D | DFEC |  | SWI 3 | JMP | [VECTA | . SWI3, PCR] | SWI 3 VECTOR |  |
| 01705A | FFDC | $6 E$ | 9 D | DFEA |  | SWI2 | JMP | [VECTA | . SWI2, PCR] | SWI2 VECTOR |  |
| 01706A | FFEO | 6 E | 9 D | DFE8 |  | FIRQ | JMP | [VECTA | +.FIRQ, PCR] | FIRQ VECTOR |  |
| 01707A | FFE4 | 6E | 9D | DFE6 |  | IRQ | JMP | [VECTA | . IRQ, PCR] | IRQ VECTOR |  |
| 01708A | FFE8 | 6 E | 9 D | DFE4 |  | SWI | JMP | [VECTA | +.SWI,PCR] | SWI VECTOR |  |
| 01709A | FFEC |  | 9 D | DFE2 |  | NMI | JMP | [VECTA | . NMI, PCR] | NMI VECTOR |  |
| 01711 |  |  |  |  |  | ***************************************************** |  |  |  |  |  |
| 01712 |  |  |  |  |  | * ASSIST09 HARDWARE VECTOR TABLE |  |  |  |  |  |
| 01713 |  |  |  |  |  | * THIS TABLE IS USED IF THE ASSIST09 ROM ADDRESSES |  |  |  |  |  |
| 01714 |  |  |  |  |  | * THE MC6809 HARDWARE VECTORS. |  |  |  |  |  |
| 01715 |  |  |  |  |  | ****** | ***** | ******* | *********** | ************** | ********* |
| 01716 A | FFFO |  |  |  |  | ORG ROMBEG+ROMSI2-16 SETUP HARDWARE VECTORS |  |  |  |  |  |
| 01717A | FFFO |  | FFD4 |  | A |  | FDB | RSRVD | RESERVED | SLOT |  |
| 01718 A | FFF2 |  | FFD8 |  | A |  | FDB | SWI 3 | SOFTWARE | INTERRUPT 3 |  |
| 01719A | FFF4 |  | FFDC |  | A |  | FDB | SNI2 | SOFTWARE | INTERRUPT 2 |  |
| 01720A | FFF6 |  | FFEO |  | A |  | FDB | FIRQ | FAST INTE | RRUPT RE@UEST |  |
| 01721 A | FFF8 |  | FFE4 |  | A |  | FDB | IRQ | INTERRUPT | REQUEST |  |
| 01722 A | FFFA |  | FFE8 |  | A |  | FDB | SWI | SOFTWARE | INTERRUPT |  |
| $01723 A$ | FFFC |  | FFEC |  | A |  | FDB | NMI | NON-MASKA | able Interrupt |  |
| 01724 A | FFFE |  | F837 |  | A |  | FDB | RESET | RESTART |  |  |
| 01726 |  |  | F837 |  | A |  | END | RESET |  |  |  |
| TOTAL | ERROR | S 0 | 0--000 | 0000 |  |  |  |  |  |  |  |
| TOTAL | WARNI | NGS | 000 | --00 | 00 |  |  |  |  |  |  |



```
PAGE 033 ASSIST09.SA:0 ASSIST09 - MC6809 MONITOR
```

```
0012 .RESET 00081*
```

0012 .RESET 00081*
0004 .RSVD 00074*01703
0004 .RSVD 00074*01703
000E .SWI 00079*01708
000E .SWI 00079*01708
0008 .SWI2 00076*01705
0008 .SWI2 00076*01705
0006 .SWI3 00075*01704
0006 .SWI3 00075*01704
E008 ACIA 00024*00256
E008 ACIA 00024*00256
DF9E ADDR 00133*01239 01391 01392 01402 01421 01431 01437 01448 01456 01460
DF9E ADDR 00133*01239 01391 01392 01402 01421 01431 01437 01448 01456 01460
FDA7 ARMBK2 00773 01357 01369*
FDA7 ARMBK2 00773 01357 01369*
FD8E ARMBLP 01356*01360
FD8E ARMBLP 01356*01360
FDAC ARMLOP 01371*01377
FDAC ARMLOP 01371*01377
FD9D ARMNSW 01362 01364*
FD9D ARMNSW 01362 01364*
DF9D BASEPG 00135*00186 00784
DF9D BASEPG 00135*00186 00784
0007 BELL 00036*00782
0007 BELL 00036*00782
DFB2 BKPTBL 00127*01638
DFB2 BKPTBL 00127*01638
DFFA BKPTCT 00121*00386 01370 01594 016070163401639
DFFA BKPTCT 00121*00386 01370 01594 016070163401639
DFA2 BKPTOP 00129*
DFA2 BKPTOP 00129*
F815 BLD2 00192*00196
F815 BLD2 00192*00196
F821 BLD3 00198*00201
F821 BLD3 00198*00201
FD46 BLDBAD 01288*01339
FD46 BLDBAD 01288*01339
FD4D BLDHEX 01250 01301*
FD4D BLDHEX 01250 01301*
FD4F BLDHXC 00421 01302*
FD4F BLDHXC 00421 01302*
FD49 BLDHXI 01233 01299*
FD49 BLDHXI 01233 01299*
FCDF SLDNNB 01164 01219*01397
FCDF SLDNNB 01164 01219*01397
FCE1 BLDNUM 01222*01286 01492 01588 01592
FCE1 BLDNUM 01222*01286 01492 01588 01592
F835 BLDRTN 00205 00207*
F835 BLDRTN 00205 00207*
FD58 BLDSHF 01307*01311
FD58 BLDSHF 01307*01311
F800 BLDVTR 00183*00218
F800 BLDVTR 00183*00218
000A BRKPT 00066*01384
000A BRKPT 00066*01384
FB6A BSDCMP 00942 00944*
FB6A BSDCMP 00942 00944*
FB70 BSDEOL 00940 00948*
FB70 BSDEOL 00940 00948*
FB40 BSDLDl 00919*0092200949
FB40 BSDLDl 00919*0092200949
FB42 BSDLD2 00921*00928
FB42 BSDLD2 00921*00928
FB60 BSDNXT 00939*00945
FB60 BSDNXT 00939*00945
FB92 BSDPUN 00913 00977*
FB92 BSDPUN 00913 00977*
FB6E BSDSRT 00926 00946*00950
FB6E BSDSRT 00926 00946*00950
FB38 BSDTA 00250 00911*
FB38 BSDTA 00250 00911*
FB27 BSOFF 00251 00891*
FB27 BSOFF 00251 00891*
FB33 BSOFLP 00899*00900
FB33 BSOFLP 00899*00900
FBlB BSON 00249 00880*
FBlB BSON 00249 00880*
FB22 BSON2 00882 00884*
FB22 BSON2 00882 00884*
FBEF BSPEOF 01021 01033*
FBEF BSPEOF 01021 01033*
FBA3 BSPGO 00987*01020
FBA3 BSPGO 00987*01020
FBC6 BSPMRE 01009*01011
FBC6 BSPMRE 01009*01011
FBAF BSPOK 00990 00992*
FBAF BSPOK 00990 00992*
FBEC BSPSTR 00997 01032*
FBEC BSPSTR 00997 01032*
FBE7 BSPUN2 01003 01005 01006 01009 01029*
FBE7 BSPUN2 01003 01005 01006 01009 01029*
FBE9 BSPUNC 01017 01030*
FBE9 BSPUNC 01017 01030*
FB75 BYTE 00930 00933 00935 00939 00953*
FB75 BYTE 00930 00933 00935 00939 00953*
FB89 BYTHEX 00953 00956 00965*
FB89 BYTHEX 00953 00956 00965*
FB88 BYTRTS 00963*00968
FB88 BYTRTS 00963*00968
0018 CAN 00040*00711 0071801338
0018 CAN 00040*00711 0071801338
FFIE CBKADD 01589 01619*
FFIE CBKADD 01589 01619*
FF2E CBKADL 01627*01630
FF2E CBKADL 01627*01630
FF38 CBKADT 01628 01632*
FF38 CBKADT 01628 01632*
FEFE CBKDLE 01593 01597*
FEFE CBKDLE 01593 01597*
FFO7 CBKDLM 01603*01606
FFO7 CBKDLM 01603*01606
FFOO CBKDLP 01598*01601
FFOO CBKDLP 01598*01601
FFl4 CBKDSL 01610*01614

```
```

PAGE 034 ASSIST09.SA:0 ASSIST09 - MC6809 MONITOR
FF10 CBKDSP 01587 01608*01635
FF35 CBKERR 01591 01599 01621 01625 01631*01657 01669
FF42 CBKLDR 00303 00383 01354 01369 01638*
FEEB CBKPT 00503 01587*
FEFD CBKRTS 01595*01609
FF40 CBKSET 01597 01608 01619 01637*
FE7B CCALBS 01507*01527
FDB9 CCALL 00506 01380*
FE6E CDBADN 01493 01495 01499*01512
FE5A CDCNT 01483 01485*
FE43 CDISP 00509 01474*
FE51 CDISPS 01478 01481*
FE60 CDNUM 01367 01390 01469 01474 01479 01492*01502 01504 01522 01535 01546
0155201561 01563
FEA8 CDOT 00408 01365 01537*
FF5B CEN2 01649 01654*
FF49 CENCDE 00512 01643*
FF6B CEND1 01655 01662*
FF59 CENGET 01652*01661
FF5F CENLP1 01656*01659
FF78 CENLP2 01668*01671
FD80 CGO 00515 01344*
FDBF CGOBRK 01383*01385
FA58 CHKABT 00701 00709*00764
FA61 CHKRTN 00710 00714*
FA60 CHKSEC 00713*00719
FA62 CHKWT 00712 00715*00717
FADC CIDTA 00243 00825*
FAFO CIOFF 00244 00844*
FAE6 CION 00242 00835*
FAE5 CIRTN 00828 00830*
FE8F CLOAD 00518 01516*
FE9B CLVDFT 01521 01524*
FE92 CLVOFS 01516 01519*01530
F8F7 CMD 00354 00380*00439
F935 CMD2 00415*00425
F948 CMD3 00422 00424*
F95C CMDBAD 00435*00464 01288 01499 01631
F977 CMDCMP 00450*00455
F901 CMDDDL 00387*00391
F96C CMDFLS 00444*00453
F94D CMDGOT 00416 00427*
F990 CMDMEM 00420 00463*
F8F9 CMDNEP 00383*00800
F90A CMDNOL 00384 00388 00392*00462
F953 CMDSCH 00430*00434 00445
F96F CMDSIZ 00443 00446*
F967 CMDSME 00431 00441*
F99B CMDTB2 00254 00496*
F99C CMDTBL 00233 00500*
F987 CMDXQT 00410 00413 00459*00467
FDC3 CMEM 00521 01390*
FDC8 CMEM2 01392*01424 01441
FDD1 CMEM4 01397*01404 01408
FDC6 CMEMN 00465 01391*
FDEO CMENUM 01398 01405*
FDEC CMESTR 01412*01417
FE02 CMNOTB 01420 01426*

```
```

PAGE 035 ASSIST09.SA:0 ASSIST09 - MC6809 MONITOR
FDE8 CMNOTC 01401 01410*
FEOE CMNOTL 01427 01434*
FDF8 CMNOTQ 01411 01419*
FEIC CMNOTU 01435 01443*
FE18 CMPADP 00411 00465 01432 01440*
FE16 CMPADS 01438*01444
FDFE CMSPCE 01414 01422*
FEB7 CNULLS 00524 01546*
ED74 CNVGOT 01325 01331*
FD62 CNVHEX 00967 01302 01322*
ED76 CNVOK 01312 01332*
FD78 CNVR'IS 01287 01303 01323 01327 01329 01333*01372
FAFI CODTA 00246 00852*
FBOF CODTAD 00869*00872
FB12 CODTAO 00854 00864 00870*
FB07 CODTLP 00864*00866
FB03 CODTPD 00859 00861*
FBOD CODTRT 00856 00867*
FEC8 COFFS 00527 01561*
FEDF COFNOl 01572 01575*
FF8E CONVI 01645 01683*
FFB7 CONV2 01662 01691*
FAFO COOFF 00247 00845*
FAE6 COON 00245 00836*
FE71 CPUNCH 00530 01502*
000D CR 00038*00427 00621 00667 00858 01034 01166 01185 01428 01496 01654
FC4A CREG 00533 01102*
FEBC CSTLEV 00536 01551*
FEA4 CTRACE 00539 01535*
FEAA CTRCE3 00766 01538*
FEAl CVER 00542 01530*
FE3E CWINDO 00545 01469*
DF8E DELIM 00153*00751 00757 01223 01236 01256
0000 DFTCHP 00026*00257
0005 DFTNLP 00027*00257
0 0 1 0 ~ D L E ~ 0 0 0 3 9 * 0 0 8 5 5 ~
0004 EOT 00035*00343 00652 00684 00738 00782 01032 01034
FABD ERRMSG 00436 00782*00789
FACE ERROR 00314 00789*
FCE9 EXPl 00253 01232*
FD07 EXP2 01234 01250*01251
FD23 EXPADD 01266*01282
FD17 EXPCDL 01252 01260*01269
FD2B EXPCHM 01262 01270*
FCEB EXPDLM 01233*01237
FDO5 EXPRTN 01248*0125701275
FD36 EXPSUB 01271 01276*
FDOD EXPTDI 01254*01273
FDOF EXPTDL Ol241 01244 01247 01255*
FD42 EXPTRM 01263 01276 01286*
FFEO FIRQ 01706*01720
FABC FIRQR 00237 00816*
FD83 GOADDR 01344 01349*01380
FDA2 GONDFT 01351 01367*
0034 HIVTR 00100*00592
FC00 HSBLNK 01046*01049
FC47 HSDRTN 01062 01086 01092*
FBFC HSDTA 00248 01043*01091

```
```

PAGE 036 ASSIST09.SA:0 ASSIST09 - MC6809 MONITUR
FC2g HSHCHR 01076*01084
FC35 HSHCOK 01079 01081*
EC33 HSHDOT 01077 01080*
FC14 HSHLNE 01060*01090
EC2O HSHNXT 01068*01071
FC06 HSHT'LL 01051*01059
0000 INCHNP 00056*00920 00924 D0966 013370164701653
F844 INITVT 00188 00233*
E87D INTVE 00197 00264*
F870 INTVS 00197 00256*
FFE4 IRQ 01707*01721
FAD8 IRQR 00238 00808*
DF99 LASTOP 00139*00752 01539
FACl LDDP 00297 00740 00784*00809
OO0A LF 00037*00623 00638 00669 01034 01426
DF8F MISFLG 00151*00402 00619 00741 00772008860089701364
0008 MONITR 00064*00222
FA79 MSHOWP 00738*00748
FE36 MUPBAD 01459 01462*
FE2B MUPDAT 01406 01416 01456*
FFEC NMI 01709*01723
FAB7 NMICON 00742 00772*
FA7D NMIR 00240 00740*
FABO NMITRC 00744 00747 00766*
DF9B NUMBER 00137*00401 00466 01179 01255 01260 01265 01267 01278 01299 01300
01308 01309 01405 0149701637
0008 NUMBKP 00029*00126 00128 00389 01358 01374 01620 01633
000B NUMFUN 00068*00313
001B NUMVTR 00099*00124 00190
0004 OUT2HS 00060*01069 01156 01574 01677
0005 OUT4HS 00061*00754 01065 01153 01452 01579 01612
0001 OUTCH 00057*00396 00885 0089300896 0098301082 01142 01146 01396 01430
01465
000B PAUSE 00067*
DFFC PAUSER 00117*00252
DF93 PCNTER 00145*00393 01242
0006 PCRLF 00062*00381 01044 01061 01093 01161 01439 01581 01616 01679
0003 PDATA 00059*00352 00791 00999 01023
0002 PDATAL 00058*00438 00750
003E PROMPT 00028*00394
FE2l PRTADR 01440 01448*
DF95 PSTACK 00143*00398 00435
E000 PTM 00025*00042 00043 00044 00045 00046 00047 00259 00355 00356 00358
00359 00361 01542
E000 PTMCl3 00043*00359
E001 PTMC2 00044*00358 00361
E001 PTMMSTA 00042*
E002 PTMTML 00045*00355 00356 01542
E004 PTMTM2 00046*
E006 PTMTM3 00047*
E700 RAMOFS 00021*001111
FD79 READ 00407 00424 01258 01301 01336*01412
FC94 REG4 01157*01176 01186
FCC3 REGAGN 01167 01189*
FC70 REgCifG 01104 01135*
FC9D REGCNG 01149 01164*
FC50 REGMSK 01123*01137
FCBl REGNXC 01165 01177*

```
```

PAGE 037 ASSIST09.SA:0 ASSIST09 - MC6809 MONITOR

```
```

FC78 REGP1 01138*01143 01159
FC81 REGP2 01140 01144*
FC92 REGP3 01151 01155*
FAB3 REGPRS 00755 00768*00799
FC6F REGPRT 00768 01102 01134*
FC9B REGRTN 01162*01201
FCAA REGSKP 01172*01175
FCC9 REGTF1 01191*01194
FCD6 REGTF2 01197*01200
FCBB REGTWO 01181 01183*
F837 RESET 00217*00241 01724 01726
F83D RESET2 00219*00223
F000 ROM2OF 00023*00202
DF66 ROM2WK 00155*
F800 ROMBEG 00020*00023 00111 00167 01716
0800 ROMSIZ 00022*00023 01716
FFD4 RSRVD 01703*01717
FAD8 RSRVDR 00234 00809*
DF97 RSTACK 00141*00345 00788
FABC RTI 00774*00816
FAFO RTS 00787,00841*00844 00845
F9EC SEND 00568*00624 00640 00668 00682
F8C9 SIGNON 00342*00350
008C SKIP2 00049*00863 01154 01220 01523
DFF8 SLEVEL 00123*00746 0155301556
0007 SPACE 00063*01047 01054 01056 01073 0117301423
DF51 STACK 00158*00217
FEC3 STLDFT 01551 01555*
FFE8 SWI 01708*01722
FFDC SWI2 01705*01719
FAD8 SWI2R 00236 00806*
FFD8 SWI3 01704*01718
FAD8 SWI3R 00235 00807*
DFFB SWIBFL 00119*00301 00311 01363
DF90 SWICNT 00149*00296 00641 00743
F8B5 SWIDNE 00302 00306 00311*
F8A8 SWILP 00305*00308
F895 SWIR 00239 00296*
F87D SWIVTB 00283*00283 00284 00285 00286 00287 00288 00289 00290 00291 00292
0029300294 00317
DF91 TRACEC 00147*00403 00759 00762 01536
DF51 TSTACK 00157*01189
0009 VCTRSW 00065*
DFC2 VECTAB 00125*00183 00348 00349 00353 00429 00432 00568 00594 00625 00724
0072500825 00837 00853 0085700860 00977 00981 00985 01025 01224
01485 01507 01508 01510 01540 01547 01703 01704 01705 01706 01707
01708 01709
DFAO WINDOW 00131*01245 01470
DF00 WORKPG 001111*00112 00113
FA72 XQCIDT 00612 00709 00716 00725*
FA6E XQPAUS 00611 00700 00715 00724*00869
FAD5 2BKCMD 00756 00758 00760 00763 00765 00800*
FAD3 2BKPNT 00293 00310 00799*00810
FA2A 2IN2 00622 00625*
FAII 2INCH 00283 00612*00615 00617
FAOF 2INCHP 00611*00613
F8E6 2MONT2 00347 00353*
F8D2 2MONTR 00291 00345*

```
```

PAGE 038 ASSIST09.SA:0 ASSISTO9 - MC6809 MONITOR
F9F2 ZOT2HS 00287 00571*
F9E0 zOT4HS 00288 00570*
EA2E ZOTCH1 00284 00636*
FA37 2OTCH2 00582 00640*
FA39 2OTCH3 00593 00598 00600 00620 00626 00641*00704
F9D9 ZOUT2H 00557*00570 00571 01030 01393
F9E6 ZOUTHX 00561 00564*01052
FA4E ZPAUSE 00294 00700*
FA3D ZPCRLE 00289 00654*
FA3C ZPCRLS 00637 00652*00654
FA40 2PDATA 00286 00667*
FA48 ZPDTA1 00285 00683*
FA46 ZPDTLP 00639 00682*00685
F9F6 zSPACE 00290 00581*
F9FA ZVSWTH 00292 00591*

```

\section*{APPENDIX C MACHINE CODE TO INSTRUCTION CROSS REFERENCE}

\section*{C. 1 INTRODUCTION}

This appendix contains a cross reference between the machine code, represented in hexadecimal and the instruction and addressing mode that it represents. The number of MPU cycles and the number of program bytes is also given. Refer to Table C-1.

\section*{Table C-1. Machine Code to Instruction Cross Reference}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline OP & Mnem & Mode & \(\sim\) & * & OP & Mnem & Mode & \(\sim\) & * & OP & Mnem & Mode & \(\sim\) & \# \\
\hline \(\infty\) & NEG & Direct & 6 & 2 & 30 & LEAX & Indexed & 4+ & \(2+\) & 60 & NEG & Indexed & \(6+\) & \(2+\) \\
\hline 01 & - & A & & & 31 & LEAY & 4 & 4+ & \(2+\) & 61 & & \(\uparrow\) & & \\
\hline 02 & - & & & & 32 & LEAS & \(\downarrow\) & 4+ & \(2+\) & 62 & - & & & \\
\hline 03 & COM & & 6 & 2 & 33 & LEAU & Indexed & 4+ & \(2+\) & 63 & COM & & \(6+\) & \(2+\) \\
\hline 04 & LSR & & 6 & 2 & 34 & PSHS & Immed & \(5+\) & 2 & 64 & LSR & & \(6+\) & \(2+\) \\
\hline 05 & - & & & & 35 & PULS & 4 & \(5+\) & 2 & 65 & & & & \\
\hline 06 & ROR & & 6 & 2 & 36 & PSHU & \$ & \(5+\) & 2 & 66 & ROR & & \(6+\) & 2+ \\
\hline 07 & ASR & & 6 & 2 & 37 & PULU & Immed & 5+ & 2 & 67 & ASR & & \(6+\) & \(2+\) \\
\hline 08 & ASL, LSL & & 6 & 2 & 38 & - & Inherent & & & 68 & ASL, LSL & & \(6+\) & \(2+\) \\
\hline 09 & ROL & & 6 & 2 & 39 & RTS & 4 & 5 & 1 & 69 & ROL & & \(6+\) & \(2+\) \\
\hline OA & DEC & & 6 & 2 & 3A & ABX & & 3 & 1 & 6A & DEC & & \(6+\) & \(2+\) \\
\hline OB & - & & & & 38 & RTI & & 6/15 & 1 & 6 B & - & & & \\
\hline \(\bigcirc \mathrm{C}\) & INC & & 6 & 2 & 3 C & CWAI & & 20 & 2 & 6 C & INC & & \(6+\) & 2+ \\
\hline OD & TST & & 6 & 2 & 3D & MUL & & 11 & 1 & 6 D & TST & & \(6+\) & \(2+\) \\
\hline OE & JMP & \(\downarrow\) & 3 & 2 & 3E & - & \(\downarrow\) & & & 6 E & JMP & \(\downarrow\) & \(3+\) & \(2+\) \\
\hline OF & CLR & Direct & 6 & 2 & \(3 F\) & SWI & Inherent & 19 & 1 & 6 F & CLR & Indexed & \(6+\) & \(2+\) \\
\hline 10 & Page 2 & - & - & - & 40 & NEGA & Inherent & 2 & 1 & 70 & NEG & Extended & 7 & 3 \\
\hline 11 & Page 3 & - & - & - & 41 & - & \(\uparrow\) & & & 71 & - & , & & \\
\hline 12 & NOP & Inherent & 2 & 1 & 42 & - & & & & 72 & - & & & \\
\hline 13 & SYNC & Inherent & 4 & 1 & 43 & COMA & & 2 & 1 & 73 & COM & & 7 & 3 \\
\hline 14 & - & & & & 44 & LSRA & & 2 & 1 & 74 & LSR & & 7 & 3 \\
\hline 15 & - & & & & 45 & - & & & & 75 & - & & & \\
\hline 16 & LBRA & Relative & 5 & 3 & 46 & RORA & & 2 & 1 & 76 & ROR & & 7 & 3 \\
\hline 17 & LBSR & Relative & 9 & 3 & 47 & ASRA & & 2 & 1 & 77 & ASR & & 7 & 3 \\
\hline 18 & - & & & & 48 & ASLA, LSLA & & 2 & 1 & 78 & ASL, LSL & & 7 & 3 \\
\hline 19 & DAA & Inherent & 2 & 1 & 49 & ROLA & & 2 & 1 & 79 & ROL & & 7 & 3 \\
\hline 1A & ORCC & Immed & 3 & 2 & 4A & DECA & & 2 & 1 & 7A & DEC & & 7 & 3 \\
\hline 1 B & - & - & & & 4 B & - & & & & 7 B & - & & & \\
\hline 1 C & ANDCC & Immed & 3 & 2 & 4 C & INCA & & 2 & 1 & 7 C & INC & & 7 & 3 \\
\hline 1D & SEX & Inherent & 2 & 1 & 4D & TSTA & & 2 & 1 & 7 D & TST & & 7 & 3 \\
\hline 1E & EXG & Immed & 8 & 2 & 4E & - & \(\downarrow\) & & & 7E & JMP & & 4 & 3 \\
\hline 1F & TFR & Immed & 6 & 2 & 4F & CLRA & Inherent & 2 & 1 & 7 F & CLR & Extended & 7 & 3 \\
\hline 20 & BRA & Relative & 3 & 2 & 50 & NEGB & Inherent & 2 & 1 & 80 & SUBA & Immed & 2 & 2 \\
\hline 21 & BRN & 4 & 3 & 2 & 51 & - & \(\uparrow\) & & & 81 & CMPA & & 2 & 2 \\
\hline 22 & BHI & & 3 & 2 & 52 & - & & & & 82 & S8CA & & 2 & 2 \\
\hline 23 & BLS & & 3 & 2 & 53 & COMB & & 2 & 1 & 83 & SUBD & & 4 & 3 \\
\hline 24 & BHS, BCC & & 3 & 2 & 54 & LSRB & & 2 & 1 & 84 & ANDA & & 2 & 2 \\
\hline 25 & BLO, BCS & & 3 & 2 & 55 & - & & & & 85 & BITA & & 2 & 2 \\
\hline 26 & BNE & & 3 & 2 & 56 & RORB & & 2 & 1 & 86 & LDA & & 2 & 2 \\
\hline 27 & BEO & & 3 & 2 & 57 & ASRB & & 2 & 1 & 87 & - & & & \\
\hline 28 & BVC & & 3 & 2 & 58 & ASLB, LSLB & & 2 & 1 & 88 & EORA & & 2 & 2 \\
\hline 29 & BVS & & 3 & 2 & 59 & ROLB & & 2 & 1 & 89 & ADCA & & 2 & 2 \\
\hline 2A & BPL & & 3 & 2 & 5A & DECB & & 2 & 1 & 8A & ORA & & 2 & 2 \\
\hline 2B & BMI & & 3 & 2 & 58 & - & & & & 8B & ADDA & \(\downarrow\) & 2 & 2 \\
\hline 2 C & BGE & & 3 & 2 & 5C & INCB & & 2 & 1 & 8 C & CMPX & immed & 4 & 3 \\
\hline 2 D & BLT & & 3 & 2 & 5D & TSTB & & 2 & 1 & 8 D & BSR & Relative & 7 & 2 \\
\hline 2E & BGT & \(\downarrow\) & 3 & 2 & 5 E & - & \(\downarrow\) & & & 8 E & LDX & Immed & 3 & 3 \\
\hline 2 F & BLE & Relative & 3 & 2 & 5F & CLRB & inherent & 2 & 1 & 8F & - & & & \\
\hline
\end{tabular}

LEGEND:
~Number of MPU cycles lless possible push pull or indexed-mode cycles)
\# Number of program bytes
- Denotes unused opcode

Table C-1. Machine Code to Instruction Cross Reference (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline OP & Mnem & Mode & \(\sim\) & \# & OP & Mnem & Mode & \(\sim\) & \# & OP & Mnem & Mode & \(\sim\) & \# \\
\hline 90 & SUBA & Direct & 4 & 2 & C0 & SUBB & Immed & 2 & 2 & \multicolumn{5}{|l|}{\multirow[t]{2}{*}{}} \\
\hline 91 & CMPA & & 4 & 2 & C1 & CMPB & 4 & 2 & 2 & \multicolumn{5}{|c|}{\multirow[b]{2}{*}{Codes}} \\
\hline 92 & SBCA & & 4 & 2 & C2 & SBCB & & 2 & 2 & & & & & \\
\hline 93 & SUBD & & 6 & 2 & C3 & ADDD & & 4 & 3 & & & & & \\
\hline 94 & ANDA & & 4 & 2 & C4 & ANDB & & 2 & 2 & 1021 & LBRN & Relative & 5 & 4 \\
\hline 95 & BITA & & 4 & 2 & C5 & BITB & Immed & 2 & 2 & 1022 & LBHI & 1 & 5(6) & 4 \\
\hline 96 & LDA & & 4 & 2 & C6 & LDB & Immed & 2 & 2 & 1023 & LBLS & & \(5(6)\) & 4 \\
\hline 97 & STA & & 4 & 2 & C7 & - & 4 & & & 1024 & LBHS, LBCC & & \(5(6)\) & 4 \\
\hline 98 & EORA & & 4 & 2 & CB & EORB & & 2 & 2 & 1025 & LBCS, LBLO & & \(5(6)\) & 4 \\
\hline 99 & ADCA & & 4 & 2 & C9 & ADCB & & 2 & 2 & 1026 & LBNE & & \(5(6)\) & 4 \\
\hline 9A & ORA & & & 2 & CA & ORB & & 2 & 2 & 1027 & LBEO & & \(5(6)\) & 4 \\
\hline 9 B & ADDA & & 4 & 2 & CB & ADr 3 & & 2 & 2 & 1028 & LBVC & & \(5(6)\) & 4 \\
\hline 9 C & CMPX & & 6 & 2 & CC & LDD & & 3 & 3 & 1029 & LBVS & & \(5(6)\) & 4 \\
\hline 9 D & JSR & & 7 & 2 & CD & - & \(\downarrow\) & & & 102A & LBPL & & \(5(6)\) & 4 \\
\hline 9 E & LDX & \(\downarrow\) & 5 & 2 & CE & LDU & Immed & 3 & 3 & \(102 B\) & LBMI & & \(516)\) & 4 \\
\hline 9 F & STX & Direct & 5 & 2 & CF & - & & & & 102C & LBGE & & \(5(6)\) & 4 \\
\hline & & & & & D0 & SUBB & & & & 102D & LBLT & & \(56)\) & 4 \\
\hline AO & SUBA & Indexed & 4+ & \(2+\) & D1 & CMPB & Direct & 4 & 2 & 102 E & LBGT & \(\downarrow\) & \(516)\) & 4 \\
\hline A1 & CMPA & \(\uparrow\) & 4+ & 2+ & D1 & CMPB & & 4 & 2 & 102F & LBLE & Relative & 5(6) & 4 \\
\hline A2 & SBCA & & 4+ & 2+ & D2 & SBCB & & 4 & 2 & 103F & SWI2 & Inherent & 20 & 2 \\
\hline A3 & SUBD & & \(6+\) & \(2+\) & D3 & ADDD & & 6 & 2 & 1083 & CMPD & Immed & 5 & 4 \\
\hline A4 & ANDA & & 4+ & \(2+\) & D4 & ANDB & & 4 & 2 & 108 C & CMPY & I & 5 & 4 \\
\hline A5 & BITA & & 4+ & \(2+\) & D5 & BITB & & 4 & 2 & 108E & LDY & Immed & 4 & 4 \\
\hline A6 & LDA & & 4+ & 2+ & D6 & LDB & & 4 & 2 & 1093 & CMPD & Direct & 7 & 3 \\
\hline A7 & STA & & 4+ & \(2+\) & D7 & STB & & 4 & 2 & 109 C & CMPY & 4 & 7 & 3 \\
\hline \(A B\) & EORA & & 4+ & 2+ & DB & EORB & & 4 & 2 & 109 E & LDY & \(\downarrow\) & 6 & 3 \\
\hline A9 & ADCA & & 4+ & \(2+\) & D9 & ADCB & & 4 & 2 & 109F & STY & Direct & 6 & 3 \\
\hline AA & ORA & & 4+ & 2+ & DA & ORB & & 4 & 2 & 10A3 & CMPD & Indexed & \(7+\) & 3+ \\
\hline AB & ADDA & & \(4+\) & \(2+\) & DC & ADDB
LDD & & 5 & 2 & 10AC & CMPY & 4 & \(7+\) & 3+ \\
\hline AC & CMPX & & \(6+\) & \(2+\) & DC & STD & & 5 & 2 & 10AE & LDY & \(\downarrow\) & \(6+\) & \(3+\) \\
\hline AD & JSR & & \(7+\) & \(2+\) & DE & LDU & \(\downarrow\) & 5 & 2 & 10AF & STY & Indexed & 6+ & \(3+\) \\
\hline AE & LDX & \(\gamma\) & \(5+\) & 2+ & DE & LDU & Direct & 5 & 2 & 10B3 & CMPD & Extended & B & 4 \\
\hline AF & STX & Indexed & 5+ & \(2+\) & DF & STU & Direct & & 2 & 10BC & CMPY & 4 & B & 4 \\
\hline & & & & & EO & SUBB & Indexed & 4+ & \(2+\) & 10BE & LDY & \(\downarrow\) & 7 & 4 \\
\hline B0 & SUBA & Extended & 5 & 3 & E1 & CMPB & A & 4+ & \(2+\) & 10BF & STY & Extended & 7 & 4 \\
\hline B1 & CMPA & A & 5 & 3 & E2 & SBCB & & 4+ & \(2+\) & 10CE & LDS & Immed & 4 & 4 \\
\hline B2 & SBCA & & 5 & 3 & E3 & ADDD & & \(6+\) & \(2+\) & 10DE & LDS & Direct & 6 & 3 \\
\hline B3 & SUBD & & & 3 & E4 & ANDB & & 4+ & \(2+\) & 10DF & STS & Direct & 6 & 3 \\
\hline B4 & ANDA & & & 3 & E5 & BITB & & 4+ & \(2+\) & 10EE & LDS & Indexed & 6+ & 3+ \\
\hline B5 & BITA & & 5 & 3 & E6 & LDB & & 4+ & \(2+\) & 10EF & STS & Indexed & 6+ & 3+ \\
\hline B6 & LDA & & 5 & 3 & E7 & STB & & 4+ & \(2+\) & 10FE & LDS & Extended & 7 & 4 \\
\hline B7 & STA & & 5 & 3 & EB & EORB & & 4+ & \(2+\) & 10FF & STS & Extended & 7 & 4 \\
\hline BB & EORA & & 5 & 3 & E9 & ADCB & & 4+ & \(2+\) & 113F & SWI3 & inherent & 20 & 2 \\
\hline B9 & ADCA & & 5 & 3 & EA & ORB & & 4+ & \(2+\) & 1183 & CMPU & Immed & 5 & 4 \\
\hline BA & ORA & & 5 & 3 & EB & ADDB & & 4+ & \(2+\) & 11BC & CMPS & Immed & 5 & 4 \\
\hline BB & ADDA & & 5 & 3 & EC & LDD & & 5+ & \(2+\) & 1193 & CMPU & Direct & 7 & 3 \\
\hline BC & CMPX & & 7 & 3 & ED & STD & & \(5+\) & \(2+\) & 119 C & CMPS & Direct & 7 & 3 \\
\hline BD & JSR & & B & 3 & EE & LDU & \(\downarrow\) & \(5+\) & \(2+\) & 11 A3 & CMPU & Indexed & \(7+\) & \(3+\) \\
\hline BE & LDX & \(\downarrow\) & 6 & 3 & EF & STU & Indexed & 5+ & \(2+\) & 11AC & CMPS & Indexed & \(7+\) & \(3+\) \\
\hline BF & STX & Extended & 6 & 3 & FO & SUBB & Extended & 5 & 3 & \(11 \mathrm{B3}\) & CMPU & Extended & B & 4 \\
\hline & & & & & F1 & CMPB & 4 & 5 & 3 & 11BC & CMPS & Extended & B & 4 \\
\hline & & & & & F2 & SBCB & & 5 & 3 & & & & & \\
\hline & & & & & F3 & ADDD & & 7 & 3 & & & & & \\
\hline & & & & & F4 & ANDB & & 5 & 3 & & & & & \\
\hline & & & & & F5 & BITB & & 5 & 3 & & & & & \\
\hline & & & & & F6 & LDB & & 5 & 3 & & & & & \\
\hline & & & & & F7 & STB & & 5 & 3 & & & & & \\
\hline & & & & defined & FB & EORB & & 5 & 3 & & & & & \\
\hline & E: All u &  & &  & F9 & ADCB & & 5 & 3 & & & & & \\
\hline & & & & & FA & ORB & \(\downarrow\) & 5 & 3 & & & & & \\
\hline & & & & & FB & ADDB & Extended & 5 & 3 & & & & & \\
\hline & & & & & FC & LDD & Extended & 6 & 3 & & & & & \\
\hline & & & & & FD & STD & 4 & 6 & 3 & & & & & \\
\hline & & & & & FE & LDU & \(\downarrow\) & 6 & 3 & & & & & \\
\hline & & & & & FF & STU & Extended & 6 & 3 & & & & & \\
\hline & & & & & & & & & & & & & & \\
\hline
\end{tabular}

\section*{APPENDIX D \\ PROGRAMMING AID}

\section*{D. 1 INTRODUCTION}

This appendix contains a compilation of data that will assist you in programming the M6809 processor. Refer to Table D-1.

Table D.1. Programming Aid

\section*{Branch Instructions}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Instruction} & \multirow[b]{2}{*}{Forms} & \multicolumn{3}{|l|}{\begin{tabular}{c}
\begin{tabular}{c} 
Addressing \\
Mode
\end{tabular} \\
\hline Relative \\
\hline
\end{tabular}} & \multirow[b]{2}{*}{Description} & \multirow[b]{2}{*}{\(\frac{5}{4}\)} & \multirow[b]{2}{*}{3} & 2 & 1 & 0 \\
\hline & & OP & - & t & & & & 2 & V & C \\
\hline BCC & \[
\begin{aligned}
& \text { BCC } \\
& \angle B C C
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline 24 \\
10 \\
24 \\
\hline
\end{array}
\] & \[
\begin{array}{|r|}
\hline 3 . \\
5(6) \\
\hline
\end{array}
\] & \[
\begin{aligned}
& \hline 2 \\
& 4
\end{aligned}
\] & Branch \(\mathbf{C}=0\) Long Branch
\[
\mathbf{C}=0
\] & - & - & - & - & - \\
\hline BCS & \[
\begin{array}{|l|}
\hline \text { BCS } \\
\text { LBCS }
\end{array}
\] & \[
\begin{array}{|l|}
\hline 25 \\
10 \\
25 \\
\hline
\end{array}
\] & \[
\begin{array}{|c|}
\hline 3 \\
5(6) \\
\hline
\end{array}
\] & \[
\begin{aligned}
& \hline 2 \\
& 4
\end{aligned}
\] & Branch \(\mathbf{C = 1}\) Long Branch \(\mathrm{C}=1\) & - & - & - & - & - \\
\hline BEQ & \[
\begin{array}{|l|}
\hline \text { BEO } \\
\text { LBEO }
\end{array}
\] & \[
\begin{array}{|l|}
\hline 27 \\
10 \\
27 \\
\hline
\end{array}
\] & \[
\begin{array}{|c|}
\hline 3 \\
5161 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& \hline 2 \\
& 4
\end{aligned}
\] & Branch Z=0 Long Branch \(Z=0\) & - &  & - & - & \(\bullet\) \\
\hline BGE & \[
\begin{aligned}
& \text { BGE } \\
& \text { LBGE }
\end{aligned}
\] & \[
\begin{array}{|l|}
2 C \\
10 \\
2 C
\end{array}
\] & \[
\left\lvert\, \begin{gathered}
3 \\
5(6)
\end{gathered}\right.
\] & \[
\begin{aligned}
& 2 \\
& 4
\end{aligned}
\] & \begin{tabular}{l}
Branch \(\geq\) Zero \\
Long Branch \(\geq\) Zero
\end{tabular} & - &  & - & - & \(\stackrel{\rightharpoonup}{\bullet}\) \\
\hline BGT & \[
\begin{array}{|l|}
\hline \text { BGT } \\
\text { LBGT }
\end{array}
\] & \[
\begin{aligned}
& 2 \mathrm{E} \\
& 10 \\
& 2 \mathrm{E}
\end{aligned}
\] & \[
\begin{array}{|c|}
\hline 3 \\
5(6) \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 2 \\
& 4
\end{aligned}
\] & \begin{tabular}{l}
Branch > Zero \\
Long Branch > Zero
\end{tabular} &  &  & - & - & - \\
\hline BHI & \[
\begin{aligned}
& \hline \mathrm{BHI} \\
& \mathrm{LBH}
\end{aligned}
\] & \[
\begin{aligned}
& 22 \\
& 10 \\
& 22
\end{aligned}
\] & \[
\begin{array}{|c|}
\hline 3 \\
5(6) \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 2 \\
& 4
\end{aligned}
\] & Branct. figher Long Branch Higher & - & \(\bullet\) & - & - & - \\
\hline BHS & \[
\begin{aligned}
& \text { BHS } \\
& \text { LBHS }
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline 24 \\
10 \\
24 \\
\hline
\end{array}
\] & \[
\begin{array}{|c|}
\hline 3 \\
5(6) \\
\hline
\end{array}
\] & 2 & Branch Higher or Same Long Branch Higher or Same & - & - & - & - & - \\
\hline BLE & \[
\begin{aligned}
& \hline \text { BLE } \\
& \text { LBLE }
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline 2 F \\
10 \\
2 F \\
\hline
\end{array}
\] & \[
\begin{array}{|c|}
\hline 3 \\
5(6) \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 2 \\
& 4
\end{aligned}
\] & BranchsZero Long Branch \(\leq\) Zero & \[
\bullet
\] & - & - & - & - \\
\hline BLO & \[
\begin{array}{|l|}
\hline \text { BLO } \\
\text { LBLO }
\end{array}
\] & \[
\begin{aligned}
& 25 \\
& 10 \\
& 25
\end{aligned}
\] & \[
\begin{array}{|c|}
\hline 3 \\
5(6) \\
\hline
\end{array}
\] & 2 & Branch lower Long Branch Lower &  & - & - & - & \(\bullet\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Instruction} & \multirow[b]{3}{*}{Forms} & \multicolumn{3}{|l|}{\[
\begin{array}{|c|}
\hline \text { Addressing } \\
\text { Mode } \\
\hline
\end{array}
\]} & \multirow[b]{3}{*}{Description} & \multirow[b]{3}{*}{\(\frac{5}{H}\)} & \multirow[b]{2}{*}{3} & \multirow[b]{2}{*}{2} & \multirow[b]{2}{*}{1} & \multirow[b]{2}{*}{0} \\
\hline & & & elative & & & & & & & \\
\hline & & OP & \(\sim\) & \# & & & N & Z & V & C \\
\hline BLS & \[
\begin{aligned}
& \text { BLS } \\
& \text { LBLS }
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline 23 \\
10 \\
23 \\
\hline
\end{array}
\] & \[
\left.\begin{array}{|c|}
\hline 3 \\
5(6)
\end{array} \right\rvert\,
\] & 2
4 & Branch Lower or Same Long Branch Lower or Same & - & & & - & - \\
\hline BLT & \[
\begin{array}{|l|}
\hline \text { BLT } \\
\text { LBLT }
\end{array}
\] & \[
\begin{array}{|c|}
\hline 2 D \\
10 \\
2 D
\end{array}
\] & \[
\begin{array}{|c|}
\hline 3 \\
5(6)
\end{array}
\] & \[
2
\] & Branch<Zero Long Branch<Zero & - & & & - & \(\bullet\) \\
\hline BMI & \[
\begin{aligned}
& \text { BMI } \\
& \text { LBMI }
\end{aligned}
\] & \[
\begin{array}{|c|}
\hline 28 \\
10 \\
2 B \\
\hline
\end{array}
\] & \[
\begin{array}{|c|}
\hline 3 \\
5(6) \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 2 \\
& 4
\end{aligned}
\] & Branch Minus Long Branch Minus & - & & - & - & \(\bullet\) \\
\hline BNE & \begin{tabular}{l}
BNE \\
LBNE
\end{tabular} & \[
\begin{array}{|l|}
\hline 26 \\
10 \\
26 \\
\hline
\end{array}
\] & \[
\begin{array}{|c|}
\hline 3 \\
5(6) \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 2 \\
& 4
\end{aligned}
\] & \begin{tabular}{l}
Branch \(Z \neq 0\) \\
Long Branch
\[
z \neq 0
\]
\end{tabular} & - & - & - & - & \(\bullet\) \\
\hline BPL & \[
\begin{aligned}
& \hline \text { BPL } \\
& \text { LBPL }
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline 2 A \\
10 \\
2 A \\
\hline
\end{array}
\] & \[
\left.\begin{array}{|c|}
\hline ? \\
\mid 5(6)
\end{array} \right\rvert\,
\] & \[
\frac{?}{4}
\] & Branch Plus Long Branch Plus & - & & - &  & - \\
\hline BRA & \begin{tabular}{l}
BRA \\
LBRA
\end{tabular} & \[
\begin{array}{|l|}
\hline 20 \\
16
\end{array}
\] & \[
\begin{aligned}
& 3 \\
& 5
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 3
\end{aligned}
\] & Branch Always Long Branch Always & - & & & - & - \\
\hline BRN & \[
\begin{array}{|l|}
\hline \text { BRN } \\
\text { LBRN }
\end{array}
\] & \[
\begin{array}{|l|}
\hline 21 \\
10 \\
21 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 3 \\
& 5
\end{aligned}
\] & \[
2
\] & Branch Never Long Branch Never & \(\bullet\) & & & - & - \\
\hline BSR & \[
\begin{aligned}
& \text { BSA } \\
& \text { LBSR }
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline B D \\
17
\end{array}
\] & \[
\begin{aligned}
& 7 \\
& 9
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 3
\end{aligned}
\] & Branch to Subroutine Long Branch to Subroutine & - & - & & - & - \\
\hline BVC & \[
\begin{aligned}
& \hline \text { BVC } \\
& \text { LBVC }
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline 28 \\
10 \\
28 \\
\hline
\end{array}
\] & \[
\left|\begin{array}{c}
3 \\
5(6)
\end{array}\right|
\] & \[
\begin{aligned}
& 2 \\
& 4
\end{aligned}
\] & Branch \(V=0\) Long Branch \(V=0\) & - & - & & - & \(\bullet\) \\
\hline BVS & \[
\begin{array}{|l|}
\hline \text { BVS } \\
\text { LBVS }
\end{array}
\] & \[
\begin{array}{|l|}
\hline 29 \\
10 \\
29
\end{array}
\] & \[
\begin{array}{|c|}
\hline 3 \\
5(6)
\end{array}
\] & 4 & Branch \(V=1\) Long Branch \(V=1\) & - & & & - & \(\bullet\) \\
\hline
\end{tabular}

\section*{Table D-1. Programming Aid (Continued)}

\section*{SIMPLE BRANCHES}
\begin{tabular}{lrrr} 
& OP & \(\sim\) & 1 \\
\cline { 2 - 4 } BRA & 20 & 3 & 2 \\
LBRA & 16 & 5 & 3 \\
BRN & 21 & 3 & 2 \\
LBRN & 1021 & 5 & 4 \\
BSR & \(8 D\) & 7 & 2 \\
LBSR & 17 & 9 & 3
\end{tabular}
\begin{tabular}{lllll}
\multicolumn{5}{l}{ SIMPLE CONDITIONAL BRANCHES (Notes } \\
\begin{tabular}{lllll} 
Test \\
Test
\end{tabular} & True & OP & False & OP \\
\hline\(N=1\) & BMI & \(2 B\) & BPL & \(2 A\) \\
\(Z=1\) & BEO & 27 & BNE & 26 \\
\(V=1\) & BVS & 29 & BVC & 28 \\
\(C=1\) & BCS & 25 & BCC & 24
\end{tabular}

SIGNED CONDITIONAL BRANCHES (Notes 1-4)
\begin{tabular}{lllll} 
Test & True & OP & False & OP \\
\hline\(r>m\) & BGT & \(2 E\) & BLE & \(2 F\) \\
\(r \geq m\) & BGE & \(2 C\) & BLT & \(2 D\) \\
\(r=m\) & BEQ & 27 & BNE & 26 \\
\(r \leq m\) & BLE & \(2 F\) & BGT & \(2 E\) \\
\(r<m\) & \(B L T\) & \(2 D\) & BGE & \(2 C\)
\end{tabular}

UNSIGNED CONDITIONAL BRANCHES (Notes 1-4)
\begin{tabular}{lllll} 
Test & True & OP & False & OP \\
\hline\(r>m\) & BHI & 22 & BLS & 23 \\
\(r \geq m\) & BHS & 24 & BLO & 25 \\
\(r=m\) & BEQ & 27 & BNE & 26 \\
\(r \leq m\) & BLS & 23 & BHI & 22 \\
\(r<m\) & BLO & 25 & BHS & 24
\end{tabular}

\section*{Notes:}
1. All conditional branches have both short and long variations.
2. All short branches are 2 bytes and require 3 cycles.
3. All conditional long branches are formed by prefixing the short branch opcode with \(\$ 10\) and using a 16 -bit destination offset.
4. All conditional long branches require 4 bytes and 6 cycles if the branch is taken or 5 cycles if the branch is not taken.

Table D.1. Programming Aid (Continued)


Table D-1. Programming Aid (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Instruction} & \multirow[b]{3}{*}{Forms} & \multicolumn{15}{|c|}{Addressing Modes} & \multirow[b]{3}{*}{Description} & \multirow[b]{3}{*}{\(\frac{5}{H}\)} & \multirow[b]{3}{*}{3} & \multirow[b]{3}{*}{\(\frac{2}{2}\)} & \multirow[b]{3}{*}{1} & \multirow[b]{3}{*}{0} \\
\hline & & \multicolumn{3}{|l|}{Immediate} & \multicolumn{3}{|c|}{Direct} & \multicolumn{3}{|r|}{Indexed 1} & \multicolumn{3}{|r|}{Extended} & \multicolumn{3}{|c|}{Inherent} & & & & & & \\
\hline & & Op & - & \({ }^{7}\) & Op & - & \(\stackrel{\square}{*}\) & Op & - & * & Op & \(\sim\) & * & Op & \(\sim\) & \# & & & & & & \\
\hline LSL & \[
\begin{aligned}
& \text { LSLA } \\
& \text { LSLB } \\
& \text { LSL }
\end{aligned}
\] & & & & 08 & 6 & 2 & 68 & \(6+\) & \(2+\) & 7 B & 7 & 3 & \[
\begin{aligned}
& 48 \\
& 58
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] &  & \(\bullet\) & ! & 1
1
1
1 & 1
1
1 & 1
\(\vdots\)
\(\vdots\) \\
\hline LSR & \[
\begin{aligned}
& \text { LSRA } \\
& \text { LSRB } \\
& \text { LSR } \\
& \hline
\end{aligned}
\] & & & & 04 & 6 & 2 & 64 & \(6+\) & \(2+\) & 74 & & 3 & \[
\begin{aligned}
& 44 \\
& 54
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & \[
\left.\begin{array}{c}
{ }_{\mathrm{A}}^{\mathrm{B}} \\
\mathrm{M}
\end{array}\right\} 0 \rightarrow \prod_{\mathrm{b}_{7}} \prod_{\mathrm{b}_{0}} \prod_{\mathrm{c}}
\] & - & 1-1 & 1
1
1 & \(\stackrel{+}{\bullet}\) & \begin{tabular}{|l|l}
1 \\
\(t\) \\
\(t\) \\
\hline
\end{tabular} \\
\hline MUL & & & & & & & & & & & & & & 30 & 11 & 1 & \(A \times B-D\) (Unsigned) & - & - & 1 & - & 9 \\
\hline NEG & \[
\begin{array}{|l|}
\hline \text { NEGA } \\
\text { NEGB } \\
\text { NEG } \\
\hline
\end{array}
\] & & & & 00 & 6 & 2 & 60 & \(6+\) & \(2+\) & 70 & 7 & 3 & \[
\begin{aligned}
& 40 \\
& 50
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & \[
\begin{aligned}
& \bar{A}+1-A \\
& \bar{B}+1-B \\
& \bar{M}+1-M
\end{aligned}
\] & \[
\begin{aligned}
& 8 \\
& 8 \\
& 8 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& ! \\
& ! \\
& \hline
\end{aligned}
\] & \[
1
\] & \[
\left|\begin{array}{l}
1 \\
t \\
t
\end{array}\right|
\] & \begin{tabular}{|l|l}
\hline \\
\(\vdots\) \\
\(t\) \\
\hline
\end{tabular} \\
\hline NOP & & & & & & & & & & & & & & 12 & 2 & 1 & No Operation & - & \(\bullet\) & - & - & - \\
\hline OR & ORA ORB ORCC & \[
\begin{array}{|l|}
\hline B A \\
C A \\
1 A \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 2 \\
& 2 \\
& 3 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 2 \\
& 2 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 9 \mathrm{AA} \\
& \mathrm{DA}
\end{aligned}
\] & \[
\begin{aligned}
& 4 \\
& 4
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{AA} \\
& \mathrm{EA}
\end{aligned}
\] & \[
4+
\] & \[
\begin{aligned}
& 2+ \\
& 2+
\end{aligned}
\] & \[
B A
\] & \[
\begin{aligned}
& 5 \\
& 5
\end{aligned}
\] & \[
\begin{aligned}
& 3 \\
& 3
\end{aligned}
\] & & & & \[
\left\{\begin{array}{l}
A \vee M-A \\
B \vee M-B \\
C C \vee I M M-C C
\end{array}\right.
\] & - & \[
1 \begin{aligned}
& 1 \\
& 1
\end{aligned}
\] & 1 & \[
\begin{array}{|l|}
\hline 0 \\
0 \\
7 \\
\hline
\end{array}
\] & \(\bullet\) \\
\hline PSH & \[
\begin{aligned}
& \text { PSHS } \\
& \text { PSHU } \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 34 \\
& 36 \\
& \hline
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline 5+4 \\
5+4 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 2 \\
& 2 \\
& \hline
\end{aligned}
\] & & & & & & & & & & & & & Push Registers on S Stack Push Registers ori U Stack & \(\bullet\) & \(\bullet\) & \(\bullet\) & \(\bullet\) & \(\bullet\) \\
\hline PUL & PULS
PULU & \[
\begin{aligned}
& 35 \\
& 37
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline 5+4 \\
5+4 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 2 \\
& 2 \\
& \hline
\end{aligned}
\] & & & & & & & & & & & & & Pull Registers from S Stack Pull Registers from U Stack & - & - & \(\bullet\) & - & \(\bullet\) \\
\hline ROL & \[
\begin{aligned}
& \text { ROLA } \\
& \text { ROLB } \\
& \text { ROL } \\
& \hline
\end{aligned}
\] & & & & 09 & 6 & 2 & 69 & \(6+\) & \(2+\) & 79 & 7 & 3 & \[
\begin{aligned}
& 49 \\
& 59
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 1
\end{aligned}
\] &  & \(\stackrel{\bullet}{\bullet}\) & \begin{tabular}{|l|}
1 \\
1 \\
1 \\
1
\end{tabular} & 1
1
1 & 1
1
1
1 & \begin{tabular}{|l|l|}
1 \\
1 \\
1 \\
\hline
\end{tabular} \\
\hline ROR & RORA RORB ROR & & & & 06 & 6 & 2 & 66 & \(6+\) & \(2+\) & 76 & 7 & 3 & \[
\begin{aligned}
& 46 \\
& 56
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 2
\end{aligned}
\] & \[
1
\] &  &  & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1
\end{aligned}
\] & 1
1
1 & \(\bullet\) & \begin{tabular}{l}
1 \\
1 \\
1 \\
\hline
\end{tabular} \\
\hline RTi & & & & & & & & & & & & & & 38 & 6/15 & 1 & Return From Interrupt & & & & & 7 \\
\hline RTS & & & & & & & & & & & & & & 39 & 5 & 1 & Return from: Subroutine & \(\bullet\) & \(\bullet\) & - & - & \(\bullet\) \\
\hline SBC & \[
\begin{array}{|l}
\hline \text { SBCA } \\
\text { SBCB } \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 82 \\
& \mathrm{C} 2 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& 92 \\
& \text { D2 } \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 4 \\
& 4
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 2 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \text { A2 } \\
& \text { E2 }
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline 4+ \\
4+ \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 2+ \\
& 2+ \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{B2} \\
& \mathrm{~F} 2 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 5 \\
& 5 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 3 \\
& 3 \\
& \hline
\end{aligned}
\] & & & & \[
\begin{aligned}
& A-M-C-A \\
& B-M-C-B
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline 8 \\
B \\
\hline
\end{array}
\] & \[
\begin{array}{|l}
\hline 1 \\
1 \\
\hline
\end{array}
\] & 1 & \[
t
\] & 1t \\
\hline SEX & & & & & & & & & & & & & & 10 & 2 & 1 & Sign Extend \(B\) into \(A\) & \(\bullet\) & 1 & 1 & 0 & \(\bullet\) \\
\hline ST & STA
STB
STD
STS
STU
STX
STY & & & & \[
\begin{aligned}
& 97 \\
& D 7 \\
& D D \\
& 10 \\
& D F \\
& D F \\
& 9 F \\
& 10 \\
& 9 F
\end{aligned}
\] & \[
\begin{aligned}
& 4 \\
& 4 \\
& 5 \\
& 6
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 2 \\
& 2 \\
& 3 \\
& 2 \\
& 2 \\
& 3
\end{aligned}
\] & \[
\begin{array}{|c|}
\hline A 7 \\
\text { E7 } \\
\text { ED } \\
10 \\
E F \\
E F \\
A F \\
10 \\
A F \\
\hline
\end{array}
\] & \[
\begin{array}{|l|}
\hline 4+ \\
4+ \\
5+ \\
6+ \\
5+ \\
5+ \\
6+ \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 2+ \\
& 2+ \\
& 2+ \\
& 3+ \\
& 2+ \\
& 2+ \\
& 3+ \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \hline B 7 \\
& F 7 \\
& F D \\
& 10 \\
& F F \\
& F F \\
& B F \\
& 10 \\
& B F \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 5 \\
& 5 \\
& 6 \\
& 7 \\
& \\
& 6 \\
& 6 \\
& 7
\end{aligned}
\] & \[
\begin{aligned}
& 3 \\
& 3 \\
& 3 \\
& 4
\end{aligned}
\] & & & & \[
\begin{aligned}
& A \rightarrow M \\
& B \rightarrow M \\
& D-M: M+1 \\
& S \rightarrow M: M+1 \\
& U \rightarrow M: M+1 \\
& X \rightarrow M: M+1 \\
& Y \rightarrow M: M+1
\end{aligned}
\] &  & \[
\begin{aligned}
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 1 \\
& 1
\end{aligned}
\] &  & \[
\begin{aligned}
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0
\end{aligned}
\] & - \\
\hline SUB & SUBA SUBB SUBD & \[
\begin{array}{|l|}
\hline 80 \\
c 0 \\
83 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 2 \\
& 2 \\
& 4 \\
& \hline
\end{aligned}
\] & \[
\begin{array}{r}
2 \\
2 \\
3 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 90 \\
& \text { DO } \\
& 93
\end{aligned}
\] & \[
\begin{aligned}
& 4 \\
& 4 \\
& 6 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 2 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& \text { A0 } \\
& \text { E0 } \\
& \text { A3 } \\
& \hline
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline 4+ \\
4+ \\
6+ \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 2+ \\
& 2+ \\
& 2+ \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{BO} \\
& \mathrm{FO} \\
& \mathrm{B3} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 5 \\
& 5 \\
& 7
\end{aligned}
\] & 3
3
3 & & & & \[
\begin{aligned}
& A-M-A \\
& B-M-B \\
& D-M: M+1-D
\end{aligned}
\] & 8 & ! \(\begin{aligned} & 1 \\ & 1 \\ & 1\end{aligned}\) & \(!\) & ! & \begin{tabular}{|l|l|}
1 \\
1 \\
1 \\
\hline
\end{tabular} \\
\hline SWI & \[
\begin{aligned}
& S_{W} 1^{6} \\
& S W 12^{6} \\
& S W 13^{6}
\end{aligned}
\] & & & & & & & & & & & & & \[
\begin{aligned}
& 3 F \\
& 10 \\
& 3 F \\
& 11 \\
& 3 F
\end{aligned}
\] & \[
\begin{aligned}
& 19 \\
& 20 \\
& 20
\end{aligned}
\] & \[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\]
\[
1
\] & \begin{tabular}{l}
Software Interrupt 1 Software Interrupt 2 \\
Software Interrupt 3
\end{tabular} &  &  &  &  & - \\
\hline SYNC & & & & & & & & & & & & & & 13 & \(\geq 4\) & 1 & Synchronize to Interrupt & \(\bullet\) & - & \(\bullet\) & \(\bullet\) & \(\bullet\) \\
\hline TFR & R1, R2 & 1F & 6 & 2 & & & & & & & & & & & & & \(R 1-R 2^{2}\) & - & - & - & - & - \\
\hline TST & \[
\begin{aligned}
& \hline \text { TSTA } \\
& \text { TSTB } \\
& \text { TST }
\end{aligned}
\] & & & & OD & 6 & 2 & 6 D & \(6+\) & \(2+\) & 7 D & 7 & 3 & \[
\begin{aligned}
& \hline 4 D \\
& 5 D
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& 2
\end{aligned}
\] & 1 & Test A Test B Test M & \(\bullet\) & 1
1
1 & ! & 0
0
0 & \(\stackrel{\bullet}{\bullet}\) \\
\hline
\end{tabular}

Notes:
1. This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE table, in Appendix \(F\).
2. R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.

The 8 bit registers are: A, B, CC, DP
The 16 bit registers are: \(X, Y, U, S, D, P C\)
3. \(E A\) is the effective address.
4. The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled.
5. \(5(6)\) means: 5 cycles if branch not taken, 6 cycles if taken (Branch instructions).
6. SWI sets \(I\) and \(F\) bits. SWI2 and SWI3 do not affect \(I\) and \(F\).
7. Conditions Codes set as a direct result of the instruction.
8. Value of half-carry flag is undefined.
9. Special Case - Carry set if \(b 7\) is SET.

\section*{APPENDIX E ASCII CHARACTER SET}

\section*{E. 1 INTRODUCTION}

This appendix contains the standard 112 character ASCII character set (7-bit code).

\section*{E. 2 CHARACTER REPRESENTATION AND CODE IDENTIFICATION}

The ASCII character set is given in Figure E-1.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{} & & & & & & \(\begin{array}{llll}0 & & \\ & 0 & \\ & 0\end{array}\) & \(\begin{array}{lll}0 & \\ & 0 \\ & & \\ & & 1\end{array}\) & \(\begin{array}{llll}0 & & \\ & 1 & \\ & & 0\end{array}\) & \(\begin{array}{lll}0 & & \\ & 1 \\ & \\ & & 1\end{array}\) & \(\begin{array}{llll}1 & & \\ & 0 & \\ & & 0\end{array}\) & \(\begin{array}{llll}1 & & \\ & 0 & \\ & & 1\end{array}\) & \[
1
\] & \(\begin{array}{llll}1 & & \\ & 1 & \\ & & & \\ & & 1\end{array}\) \\
\hline & b3 & 62 & b1 & & Column & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline & 1 & 1 & 1 & Row & Hex & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & NUL & DLE & SP & 0 & @ & \(p\) & , & p \\
\hline 0 & 0 & 0 & 1 & 1 & 1 & SOH & DC1 & \(!\) & 1 & A & Q & a & a \\
\hline 0 & 0 & 1 & 0 & 2 & 2 & STX & DC2 & " & 2 & B & R & b & \(r\) \\
\hline 0 & 0 & 1 & 1 & 3 & 3 & ETX & DC3 & * & 3 & C & S & c & S \\
\hline 0 & 1 & 0 & 0 & 4 & 4 & EOT & DC4 & \$ & 4 & D & T & d & \(t\) \\
\hline 0 & 1 & 0 & 1 & 5 & 5 & ENQ & NAK & \% & 5 & E & U & e & \(u\) \\
\hline 0 & 1 & 1 & 0 & 6 & 6 & ACK & SYN & 8 & 6 & F & V & \(f\) & \(v\) \\
\hline 0 & 1 & 1 & 1 & 7 & 7 & BEL & ETB & - & 7 & G & W & \(g\) & w \\
\hline 1 & 0 & 0 & 0 & 8 & 8 & BS & CAN & 1 & 8 & H & \(X\) & h & \(x\) \\
\hline 1 & 0 & 0 & 1 & 9 & 9 & HT & EM & 1 & 9 & 1 & \(Y\) & 1 & \(y\) \\
\hline 1 & 0 & 1 & 0 & 10 & A & LF & SUB & - & : & \(J\) & 2 & j & 2 \\
\hline 1 & 0 & 1 & 1 & 11 & B & VT & ESC & \(+\) & ; & K & [ & k & \} \\
\hline 1 & 1 & 0 & 0 & 12 & C & FF & FS & , & \(<\) & L & 1 & 1 & \\
\hline 1 & 1 & 0 & 1 & 13 & D & CR & GS & - & \(=\) & M & ] & m & 1 \\
\hline 1 & 1 & 1 & 0 & 14 & E & SO & RS & & \(>\) & N & \(\wedge\) & n & \(\sim\) \\
\hline 1 & 1 & 1 & 1 & 15 & F & SI & US & 1 & ? & 0 & - & 0 & DEL \\
\hline
\end{tabular}

Figure E-1. ASCII Character Set

Each 7-bit character is represented with bit seven as the high-order bit and bit one as the low-order bit as shown in the following example:
\begin{tabular}{cccccccc}
b 7 & b 6 & b 5 & b 4 & b 3 & b 2 & b 1 & b 0 \\
1 & 0 & 0 & 0 & 0 & 0 & 0 & 1
\end{tabular}

The bit representation for the character " \(A\) " is developed from the bit pattern for bits seven through five found above the column designated 4 and the bit pattern for bits four through one found to the left of the row designated 1.

A hexadecimal notation is commonly used to indicate the code for each character. This is easily developed by assuming a logic zero in the non-existant bit eight position for the column numbers and using the hexadecimal number for the row numbers.

\section*{E. 3 CONTROL CHARACTERS}

The characters located in columns zero and one of Figure E-1 are considered control characters. By definition, these are characters whose occurrance in a particular context initiates, modifies, or stops an action that affects the recording, processing, transmission, or interpretation of data. Table E-1 provides the meanings of the control characters.

Table E-1. Control Characters
\begin{tabular}{clcl} 
Mnemonic & \multicolumn{1}{c}{ Meaning } & Mnemonic & \multicolumn{1}{c}{\begin{tabular}{c} 
Meaning \\
NUL
\end{tabular}} \\
SOH & Null & DLE & Data Link Escape \\
SOH & Start of Heading & DC1 & Device Control 1 \\
STX & Start of Text & DC2 & Device Control 2 \\
ETX & End of Text & DC3 & Device Control 3 \\
EOT & End of Transmission & DC4 & Device Control 4 \\
ENQ & Enquiry & NAK & Negative Acknowledge \\
ACK & Acknowledge & SYN & Synchronous Idle \\
BEL & Bell & ETB & End of Transmission Block \\
BS & Backspace & CAN & Cancel \\
HT & Horizontal Tabulation & EM & End of Medium \\
LF & Line Feed & SUB & Substitute \\
VT & Vertical Tabulation & ESC & Escape \\
FF & Form Feed & FS & File Separator \\
CR & Carriage Return & GS & Group Separator \\
SO & Shift Out & RS & Record Separator \\
SI & Shift In & US & Unit Separator \\
& & DEL & Delete
\end{tabular}

\section*{E. 4 GRAPHIC CHARACTERS}

The characters in columns two through seven are considered graphic characters. These characters have a visual representation which is normally displayed or printed. These characters and their names are given in Table E-2.

\section*{Table E-2. Graphic Characters}
\begin{tabular}{|c|c|}
\hline Symbol & Name \\
\hline SP & Space (Normally Nonprinting) \\
\hline I & Exclamation Point \\
\hline " & Quotation Marks (Diaeresis) \\
\hline \# & Number Sign \\
\hline \$ & Dollar Sign \\
\hline \% & Percent Sign \\
\hline 8 & Ampersand \\
\hline , & Apostrophe (Closing Single Quotation Mark; Acute Accent) \\
\hline 1 & Opening Parenthesis \\
\hline 1 & Closing Parenthesis \\
\hline * & Asterisk \\
\hline + & Plus \\
\hline , & Comma (Cedilla) \\
\hline - & Hyphen (Minus) \\
\hline . & Period (Decimal Point) \\
\hline 1 & Slant \\
\hline 0... 9 & Digits 0 Through 9 \\
\hline : & Colon \\
\hline ; & Semicolon \\
\hline \(<\) & Less Than \\
\hline \(=\) & Equals \\
\hline > & Greater Than \\
\hline ? & Question Mark \\
\hline @ & Commercial At \\
\hline A... Z & Uppercase Latin Letters A Through \(Z\) \\
\hline [ & Opening Bracket \\
\hline 1 & Reverse Slant \\
\hline , & Closing Bracket \\
\hline \(\wedge\) & Circumflex \\
\hline - & Underline \\
\hline , & Opening Single Quotation Mark (Grave Accent) \\
\hline a... 2 & Lowercase Latin Letters a Through \(\mathbf{z}\) \\
\hline 1 & Opening Brace \\
\hline , & Vertical Line \\
\hline ) & Closing Brace \\
\hline \(\sim\) & Tilde \\
\hline
\end{tabular}

\title{
APPENDIX F OPCODE MAP
}

\section*{F. 1 INTRODUCTION}

This appendix contains the opcode map and additional information for calculating required mchine cycles.

\section*{F. 2 OPCODE MAP}

Table F-1 is the opcode map for M6809 processors. The number(s) by each instruction indicates the number of machine cycles required to execute that instruction. When the number contains an "I" (e.g., \(4+1\) ), it indicates that the indexed addressing mode is being used and that an additional number of machine cycles may be required. Refer to Table F-2 to determine the additional machine cycles to be added.

Some instructions in the opcode map have two numbers, the second one in parenthesis. This indicates that the instruction involves a branch. The parenthetical number applies if the branch is taken.

The "page 2, page 3" notation in column one means that all page 2 instructions are preceded by a hexadecimal 10 opcode and all page 3 instructions are preceded by a hexadecimal 11 opcode.
Table F－1．Opcode Map
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{4}{*}{}} & \multicolumn{16}{|l|}{Most－Significant Four Bits} & \\
\hline & & DIR & & REL & & ACCA & ACCB & IND & EXT & IMM & DIR & IND & EXT & IMM & DIR & IND & EXT & \\
\hline & & 0000 & 0001 & 0010 & 0011 & 0100 & 0101 & 0110 & 0111 & 1000 & 1001 & 1010 & 1011 & 1100 & 1101 & 1110 & 1111 & \\
\hline & & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & 8 & C & D & E & F & \\
\hline & 00000 & \[
\begin{aligned}
& 6 \\
& \text { NEG }
\end{aligned}
\] & PAGE2 & 3 BRA & \[
\begin{aligned}
& 4+1 \\
& \text { LEAX }
\end{aligned}
\] & \multicolumn{4}{|l|}{NEG} & \multicolumn{4}{|l|}{2 SUBA \(^{4+1}\)} & \multicolumn{4}{|l|}{SUBB} & 0 \\
\hline & 00011 & & PAGE3 & \[
\begin{aligned}
& 3 \text { BRN/ } \\
& 5 \text { LBRN } \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 4+1 \\
& \text { LEAY }
\end{aligned}
\] & & & & & \multicolumn{4}{|l|}{CMPA} & \multicolumn{4}{|l|}{CMPB} & 1 \\
\hline & 00102 & & \[
\begin{aligned}
& \hline 2 \\
& \text { NOP }
\end{aligned}
\] & \(3 \mathrm{BHI} /\)
\(5(6) \mathrm{LBHI}\) & \[
\begin{aligned}
& \hline 4+1 \\
& \text { LEAS }
\end{aligned}
\] & \multicolumn{4}{|l|}{} & \multicolumn{4}{|l|}{2 SBCA \(^{4+1} 5\)} & \multicolumn{4}{|l|}{SBCB} & 2 \\
\hline & 00113 & \[
\begin{aligned}
& 6 \\
& \mathrm{COM}
\end{aligned}
\] & \[
\begin{aligned}
& 2 \\
& \text { SYNC }
\end{aligned}
\] & \[
\begin{aligned}
& 3 \text { BLS/ } \\
& 5(6) \text { LBLS }
\end{aligned}
\] & \[
\begin{aligned}
& 4+1 \\
& \text { LEAU }
\end{aligned}
\] & 2 & \[
\overline{2}
\] & \[
6+1
\] & 7 & \[
\begin{array}{r}
4,6,6+ \\
\text { SUB[ }
\end{array}
\] & \[
/ 5
\] & \[
1,8
\] & \[
\begin{aligned}
& 7+1,8 \\
& \text { MPU }
\end{aligned}
\] & 4 & & \[
6+1
\] & 7 & 3 \\
\hline & 01004 & \[
\begin{aligned}
& 6 \\
& \text { LSR }
\end{aligned}
\] & & \[
\begin{aligned}
& 3 \text { BHS } \\
& 5(6)(B C C)
\end{aligned}
\] & \[
\begin{aligned}
& 5+1 / b y \\
& \text { PSHS }
\end{aligned}
\] & 2 & \[
2
\] & \[
6+1
\] & 7 & \multicolumn{4}{|l|}{2 ANDA \(^{4+1} 5\)} & 2 & & \[
4+1
\] & 5 & 4 \\
\hline 奚 & 01015 & & & \[
\begin{array}{|l|}
\hline 3 \mathrm{BLO} \\
5(6) \text { (BCS) } \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 5+1 / b y \\
& \text { PULS } \\
& \hline
\end{aligned}
\] & & & & & \multicolumn{4}{|l|}{\(2{ }^{2}\) BITA \(^{4+1} 5\)} & \multicolumn{4}{|l|}{BITB} & 5 \\
\hline \[
\begin{gathered}
0 \\
5 \\
5 \\
0
\end{gathered}
\] & 01106 & \[
\begin{aligned}
& 6 \\
& \text { ROR }
\end{aligned}
\] & \[
\begin{aligned}
& \hline 5 \\
& \text { LBRA }
\end{aligned}
\] & \[
\begin{aligned}
& 3 \text { BNE/ } \\
& 5(6) \text { LBNE }
\end{aligned}
\] & \[
\begin{aligned}
& 5+1 / b y \\
& \text { PSHU }
\end{aligned}
\] & \multicolumn{4}{|l|}{220} & \multicolumn{4}{|l|}{2 LDA \(^{4+1} 5\)} & \multicolumn{4}{|l|}{LDB} & 6 \\
\hline  & 01117 & \[
\begin{aligned}
& 6 \\
& \text { ASR } \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 9 \\
& \text { LBSR }
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline 3 \text { BEQ/ } \\
5(6) ~ L B E Q ~
\end{array}
\] & \[
5+1 / b y
\] PULU & \multicolumn{4}{|l|}{\(2{ }^{2}\) ASR \(^{6+1} 7\)} & & 4 & \[
\begin{aligned}
& 4+1 \\
& \text { STA }
\end{aligned}
\] & 5 & & 4 & \[
\begin{aligned}
& \hline 4+1 \\
& \text { STB } \\
& \hline
\end{aligned}
\] & 5 & 7 \\
\hline  & 10008 & \[
\begin{aligned}
& 6 \mathrm{ASL} \\
& \text { (LSL) }
\end{aligned}
\] & & \[
\begin{array}{|l}
3 \mathrm{BVC} \\
5(6) \mathrm{LBVC}
\end{array}
\] & & 2 & \[
2
\] & \begin{tabular}{l}
\[
6+1
\] \\
L）
\end{tabular} & 7 & \multicolumn{4}{|l|}{2 EORA \(^{4+1} 5\)} & 2 & & \[
4+1
\] & 5 & 8 \\
\hline \[
\left.\begin{array}{|}
\hline \\
\hline ⿷ ⿱ ⿴ 囗 ⿰ 丨 丨 ⿱ 土 \\
\hline
\end{array} \right\rvert\,
\] & 10019 & \[
\begin{array}{|l|}
\hline 6 \\
\text { ROL } \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 2 \\
& \mathrm{DAA} \\
& \hline
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline 3 \text { BVS/ } \\
5(6) \text { LBVS } \\
\hline
\end{array}
\] & \[
\begin{aligned}
& \hline 5 \\
& \text { RTS }
\end{aligned}
\] & 2 & \multicolumn{2}{|l|}{ROL} & 7 & \multicolumn{4}{|l|}{2 ADCA \(^{4+1}\)} & 2 & \multicolumn{2}{|l|}{ADCB} & 5 & 9 \\
\hline － & 1010 A & \[
\begin{aligned}
& 6 \\
& \mathrm{DEC}
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline 3 \\
\text { ORCC }
\end{array}
\] & \[
\begin{aligned}
& 3 \text { BPL/ } \\
& 5(6) \text { LBPL }
\end{aligned}
\] & \[
\begin{aligned}
& 3 \\
& \mathrm{ABX}
\end{aligned}
\] & 2 & \multicolumn{3}{|l|}{DEC} & \multicolumn{4}{|l|}{2 ORA} & 2 & & \[
4+1
\] & 5 & A \\
\hline & 1011 B & － & & \[
\begin{aligned}
& 3 \mathrm{BMI} \\
& 5(6) \text { LBMI } \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 6 / 15 \\
& \mathrm{RTI} \\
& \hline
\end{aligned}
\] & & & & & \multicolumn{4}{|l|}{\(2{ }^{2}{ }^{4}{ }^{4}{ }^{4+1} \quad 5\)} & \multicolumn{4}{|l|}{ADDB} & B \\
\hline & 1100 C & \[
\begin{array}{|l|}
\hline 6 \\
\text { INC } \\
\hline
\end{array}
\] & 3 ANDCC & \[
\begin{array}{|l}
3 \text { BGE/ } \\
5(6) \text { LBGE }
\end{array}
\] & \begin{tabular}{l}
\[
20
\] \\
CWAI
\end{tabular} & 2 & \[
2
\] & \[
6+1
\] & 7 & \[
\begin{array}{r}
4,6,6+ \\
\text { CMP) }
\end{array}
\] & \[
5,7
\] & \[
\overline{1,8}
\] & \begin{tabular}{l}
\[
7+1,8
\] \\
MPS
\end{tabular} & 3 & \multicolumn{2}{|l|}{LDD} & 6 & C \\
\hline & 1101 D & \[
\begin{array}{|l|}
\hline 6 \\
\text { TST } \\
\hline
\end{array}
\] & \[
\begin{aligned}
& 2 \\
& \text { SEX }
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline 3 \text { BLT/ } \\
5(6) ~ L B L T
\end{array}
\] & 11 MUL & \multicolumn{4}{|l|}{\(2{ }^{2}\) TST \(^{6+1}\)} & \[
\begin{gathered}
7 \\
\text { BSR }
\end{gathered}
\] & \[
7
\] & \[
\begin{aligned}
& 7+1 \\
& \text { JSR }
\end{aligned}
\] & \[
8
\] & & 5 & \[
\begin{aligned}
& 5+1 \\
& \text { STD }
\end{aligned}
\] & 6 & D \\
\hline & 1110 E & \[
\begin{aligned}
& 3 \\
& \text { JMP }
\end{aligned}
\] & \[
\begin{aligned}
& 8 \\
& \text { EXG }
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline 3 \text { BGT/ } \\
5(6) ~ L B G T \\
\hline
\end{array}
\] & & \multicolumn{4}{|l|}{\({ }^{3+1}\) JMP \(^{4}\)} & \multicolumn{4}{|l|}{\begin{tabular}{c}
\(3,5,5+1,6\) \\
LDX
\end{tabular}\(/\)\begin{tabular}{c}
\(4,6,6+1,7\) \\
LDY
\end{tabular}} & \multicolumn{2}{|l|}{\[
\begin{gathered}
3,5,5+1,6 \\
\text { LDU }
\end{gathered}
\]} & \multicolumn{2}{|l|}{\[
\begin{gathered}
4,6,6+1.7 \\
\text { LDS } \\
\hline
\end{gathered}
\]} & E \\
\hline & 1111 F & \[
\begin{aligned}
& 6 \\
& \mathrm{CLR}
\end{aligned}
\] & \[
\begin{aligned}
& 7 \\
& \text { TFR }
\end{aligned}
\] & \[
\begin{aligned}
& 3 \text { BLE/ } \\
& 5(6) \text { LBLE }
\end{aligned}
\] & \[
\begin{aligned}
& 19 / 20 / 20 \\
& \text { SWI/2/3 }
\end{aligned}
\] & \multicolumn{4}{|l|}{CLR} & \multicolumn{4}{|l|}{\(5,5+1,6\)
STX \(\quad\)\begin{tabular}{c}
\(6,6+1,7\) \\
STY
\end{tabular}} & & \multicolumn{3}{|l|}{\(5,5+1,6\)
STU \(\frac{6,6+1,7}{}\)} & F \\
\hline
\end{tabular}

Table F-2. Indexed Addressing Mode Data

\(\pm \underset{\#}{+}\) Indicate the number of additional cycles and bytes for the particular variation.

\section*{APPENDIX G PIN ASSIGNMENTS}

\section*{G. 1 INTRODUCTION}

This appendix is provided for a quick reference of the pin assignments for the MC6809 and MC6809E processors. Refer to Figure G-1. Descriptions of these pin assignments are given in Section 1.

MC6809
\begin{tabular}{|c|c|}
\hline \(V_{S S}\) de & 40] \(\overline{\text { HALT }}\) \\
\hline NM1 \({ }^{\text {d }} 2\) & 39 PTAL \\
\hline IRO 43 & 38 DEXTAL \\
\hline FIRO 04 & 37 RESET \\
\hline BS 05 & 36 PMRDY \\
\hline 8A 66 & 35 po \\
\hline VCCO 7 & \(34 . \mathrm{E}\) \\
\hline AOP 8 & \(33 \mathrm{~B} \overline{\mathrm{DMA}} / \overline{8 \mathrm{REO}}\) \\
\hline A10 9 & \(32 \mathrm{R} / \overline{\mathrm{W}}\) \\
\hline A2 10 & 31000 \\
\hline A3 11 & 30001 \\
\hline A4 12 & 2900 \\
\hline A5 13 & 28 P 0 \\
\hline A6 14 & 27004 \\
\hline A7 15 & 26005 \\
\hline A8 16 & 2500 \\
\hline A9 17 & 2407 \\
\hline A10 18 & 23 A15 \\
\hline A110 19 & 22 A14 \\
\hline A12 20 & \({ }_{21} \mathrm{P}\) A13 \\
\hline
\end{tabular}

MC6809E


Figure G-1. Pin Assignments

\section*{APPENDIX H CONVERSION TABLES}

\section*{H. 1 INTRODUCTION}

This appendix provides some conversion tables for your convenience.

\section*{H. 2 POWERS OF 2, POWERS OF 16}

Refer to Table H-1.

Table H-1. Powers of 2; Powers of 16
\begin{tabular}{|c|c|r|c|c|r|}
\hline \begin{tabular}{c}
\(16 m\) \\
\(m=\)
\end{tabular} & \begin{tabular}{c}
\(2 n\) \\
\(n=\)
\end{tabular} & \multicolumn{1}{|c|}{ Value } & \(16 m\) \\
\(m=\) & \(2 n\) & \(n=\) & \multicolumn{1}{|c|}{ Value } \\
\hline 0 & 0 & 1 & 4 & 16 & 65,536 \\
- & 1 & 2 & - & 17 & 131,072 \\
- & 2 & 4 & - & 18 & 262,144 \\
- & 3 & 8 & - & 19 & 524,288 \\
1 & 4 & 16 & 5 & 20 & \(1,048,576\) \\
- & 5 & 32 & - & 21 & \(2,097,152\) \\
- & 6 & 64 & - & 22 & \(4,194,304\) \\
- & 7 & 128 & - & 23 & \(8,388,608\) \\
2 & 8 & 256 & 6 & 24 & \(16,777,216\) \\
- & 9 & 512 & - & 25 & \(33,554,432\) \\
- & 10 & 1,024 & - & 26 & \(67,108,864\) \\
- & 11 & 2,048 & - & 27 & \(134,217,728\) \\
3 & 12 & 4,096 & 7 & 28 & \(268,435,456\) \\
- & 13 & 8,192 & - & 29 & \(536,870,912\) \\
- & 14 & 16,384 & - & 30 & \(1,073,741,824\) \\
- & 15 & 32,768 & - & 31 & \(2,147,483,648\) \\
\hline
\end{tabular}

\section*{H. 3 HEXADECIMAL AND DECIMAL CONVERSION}

Table \(\mathrm{H}-2\) is a chart that can be used for converting numbers from either hexadecimal to decimal or decimal to hexadecimal.
H.3.1 CONVERTING HEXADECIMAL TO DECIMAL. Find the decimal weights for corresponding hexadecimal characters beginning with the least-significant character. The sum of the decimal weights is the decimal value of the hexadecimal number.
H.3.2 CONVERTING DECIMAL TO HEXADECIMAL. Find the highest decimal value in the table which is lower than or equal to the decimal number to be converted. The corresponding hexadecimal character is the most-significant digit of the final number. Subtract the decimal value found from the decimal number to be converted. Repeat the above step to determine the hexadecimal character. Repeat this process to find the subsequent hexadecimal numbers.

Table H-2. Hexadecimal and Decimal Conversion Chart
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline 15 & \multicolumn{3}{|r|}{Byte 8} & 7 & \multicolumn{3}{|c|}{Byte} & 0 \\
\hline 15 & Char 12 & 11 & Char 8 & 7 & Char 4 & 3 & Char & 0 \\
\hline Hex & Dec & Hex & Dec & Hex & Dec & Hex & & Dec \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & & 0 \\
\hline 1 & 4,096 & 1 & 256 & 1 & 16 & 1 & & 1 \\
\hline 2 & 8,192 & 2 & 512 & 3 & 32 & 2 & & 2 \\
\hline 3 & 12,288 & 3 & 768 & 3 & 48 & 3 & & 3 \\
\hline 4 & 16,384 & 4 & 1,024 & 4 & 64 & 4 & & 4 \\
\hline 5 & 20,480 & 5 & 1,280 & 5 & 80 & 5 & & 5 \\
\hline 6 & 24,576 & 6 & 1,536 & 6 & 96 & 6 & & 6 \\
\hline 7 & 28,672 & 7 & 1,792 & 7 & 112 & 7 & & 7 \\
\hline 8 & 32,768 & 8 & 2,048 & 8 & 128 & 8 & & 8 \\
\hline 9 & 36,864 & 9 & 2,304 & 9 & 144 & 9 & & 9 \\
\hline A & 40,960 & A & 2,560 & A & 160 & A & & 10 \\
\hline B & 45,056 & B & 2,816 & B & 176 & B & & 11 \\
\hline C & 49,152 & C & 3,072 & C & 192 & C & & 12 \\
\hline D & 53,248 & D & 3,328 & D & 208 & D & & 13 \\
\hline E & 57,344 & E & 3,584 & E & 224 & E & & 14 \\
\hline F & 61,440 & F & 3.840 & F & 240 & F & & 15 \\
\hline
\end{tabular}

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthonized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidianies, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (M) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:
USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.
EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.
JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.
ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate,
Tai Po, N.T., Hong Kong.```


[^0]:    MIKBUG is a trademark of Motorola Inc.

